VLSILab - User contributions [en]

Vinayak Honkote

2013-01-12T05:26:42Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Cyber-Physical Systems (CPS), Display Technologies
* Human Computer Interaction (HCI), Computer Vision
* System-on-Chip (SOC) Design, Portable Electronic Devices
* Low Power VLSI Circuits, Adiabatic Circuits
* Clocking for SoCs and Multicore Systems, Resonant Clocking Technologies
* Near Threshold Supply Voltage (NTV) Circuits
* Emerging Technologies, Nanoscale Design, 3-D ICs

==Experience==
'''Research Scientist (2011-present)''' 
:Intel Corporation, Intel-Labs, SoC Design Lab 
:Bangalore, Karnataka, India

'''Freshman Design Fellow (09/2009-09/2010)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''Adjunct Primary Instructor (Summer 2009 and Summer 2008)''' 
:Richard C. Goodwin College of Professional Studies
:Drexel University, Philadelphia, Pennsylvania, USA

'''Design Engineer (07/2003-08/2004)''' 
:Larsen & Toubro Infotech Limited
:Bangalore, India, Karnataka

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/f/fd/Vinayak_CV.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
Intel Corporation 
Intel Labs, SoC Design Lab 
SRR2, Outer Ring Road, Varthur Hobli 
Bangalore, Karnataka 560103 
INDIA 
 
'''Phone:''' +919986041288 
'''Email:''' vinayak.honkote@gmail.com

Vinayak Honkote

2013-01-12T05:26:09Z

Vinayak:

File:Vinayak CV.pdf

2013-01-12T05:23:23Z

Vinayak:

Vinayak Honkote

2013-01-12T05:22:12Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Cyber-Physical Systems (CPS), Display Technologies
* Human Computer Interaction (HCI), Computer Vision
* System-on-Chip (SOC) Design, Portable Electronic Devices
* Low Power VLSI Circuits, Adiabatic Circuits
* Clocking for SoCs and Multicore Systems, Resonant Clocking Technologies
* Near Threshold Supply Voltage (NTV) Circuits
* Emerging Technologies, Nanoscale Design, 3-D ICs

==Experience==
'''Research Scientist (2011-present)''' 
:Intel Corporation, Intel-Labs, SoC Design Lab 
:Bangalore, Karnataka, India

'''Freshman Design Fellow (09/2009-09/2010)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''Adjunct Primary Instructor (Summer 2009 and Summer 2008)''' 
:Richard C. Goodwin College of Professional Studies
:Drexel University, Philadelphia, Pennsylvania, USA

'''Design Engineer (07/2003-08/2004)''' 
:Larsen & Toubro Infotech Limited
:Bangalore, India, Karnataka

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/e/e4/Vinayak_CV.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
Intel Corporation 
Intel Labs, SoC Design Lab 
SRR2, Outer Ring Road, Varthur Hobli 
Bangalore, Karnataka 560103 
INDIA 
 
'''Phone:''' +919986041288 
'''Email:''' vinayak.honkote@gmail.com

Vinayak Honkote

2013-01-12T05:14:33Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Cyber-Physical Systems (CPS), Display Technologies
* Human Computer Interaction (HCI), Computer Vision
* System-on-Chip (SOC) Design, Portable Electronic Devices
* Low Power VLSI Circuits, Adiabatic Circuits
* Clocking for SoCs and Multicore Systems, Resonant Clocking Technologies
* Near Threshold Supply Voltage (NTV) Circuits
* Emerging Technologies, Nanoscale Design, 3-D ICs

==Experience==
'''Research Scientist (2011-present)''' 
:Intel Corporation, Intel-Labs, SoC Design Lab 
:Bangalore, Karnataka, India

'''Freshman Design Fellow (09/2009-09/2010)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''Adjunct Primary Instructor (Summer 2009 and Summer 2008)''' 
:Richard C. Goodwin College of Professional Studies
:Drexel University, Philadelphia, Pennsylvania, USA

'''Design Engineer (07/2003-08/2004)''' 
:Larsen & Toubro Infotech Limited
:Bangalore, India, Karnataka

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/e/e4/Vinayak_Resume.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
Intel Corporation 
Intel Labs, SoC Design Lab 
SRR2, Outer Ring Road, Varthur Hobli 
Bangalore, Karnataka 560103 
INDIA 
 
'''Phone:''' +919986041288 
'''Email:''' vinayak.honkote@gmail.com

Vinayak Honkote

2013-01-12T04:49:56Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Cyber-Physical Systems (CPS), Display Technologies
* Human Computer Interaction (HCI), Computer Vision
* System-on-Chip (SOC) Design, Portable Electronic Devices
* Low Power VLSI Circuits, Adiabatic Circuits
* Clocking for SoCs and Multicore Systems, Resonant Clocking Technologies
* Near Threshold Supply Voltage (NTV) Circuits
* Large-Scale Optimization including LP and ILP
* Emerging Technologies, Nanoscale Design, 3-D ICs
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/e/e4/Vinayak_Resume.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
Intel Corporation 
SoC Design Lab, Intel Labs 
SRR2, Outer Ring Road, Varthur Hobli 
Bangalore, Karnataka 560103 
INDIA 
'''Phone:''' +919986041288 
'''Email:''' vinayak.honkote@gmail.com

Vinayak Honkote

2013-01-12T04:46:20Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Cyber-Physical Systems (CPS), Display Technologies
* Human Computer Interaction (HCI), Computer Vision
* System-on-Chip (SOC) Design, Portable Electronic Devices
* Low Power VLSI Circuits, Adiabatic Circuits
* Clocking for SoCs and Multicore Systems, Resonant Clocking Technologies
* Near Threshold Supply Voltage (NTV) Circuits
* Large-Scale Optimization including LP and ILP
* Emerging Technologies, Nanoscale Design, 3-D ICs
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/e/e4/Vinayak_Resume.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
Intel Corporation 
SoC Design Lab, Intel Labs 
SRR2, Outer Ring Road, Varthur Hobli 
Bangalore, Karnataka 560103 
INDIA 
'''Phone:''' +919986041288 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Vinayak Honkote

2013-01-12T04:42:21Z

Vinayak:

Vinayak Honkote

2011-04-10T19:41:32Z

Vinayak:

Vinayak Honkote

2011-04-10T19:40:07Z

Vinayak:

Vinayak Honkote

2011-04-10T19:37:05Z

Vinayak:

Vinayak Honkote

2011-04-10T19:31:20Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==

[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/e/e4/Vinayak_Resume.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Vinayak Honkote

2011-04-10T19:30:16Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==

[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/e/e4/Vinayak_Resume.pdf Vinayak CV]
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/8/8b/Cv_vinayak.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

File:Vinayak Resume.pdf

2011-04-10T19:27:44Z

Vinayak:

Publications

2010-12-09T04:47:13Z

Vinayak:

== Books and Book Chapters ==

# Ivan S. Kourtev, Baris Taskin and Eby G. Friedman, ''Timing Optimization through Clock Skew Scheduling'', Springer, 2009, ISBN-13: 978-0387710556.
# Baris Taskin, Ivan S. Kourtev and Eby G. Friedman, ''System Timing'', Handbook of VLSI, 2nd edition, Editor: W. K. Chen, CRC Publishing, December 2006.

<gallery>
File:springerbookcover.jpg|Springer link [http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-71055-6]
File:handbookcover.jpg|Amazon link [http://www.amazon.com/VLSI-Handbook-Second-Electrical-Engineering/dp/084934199X/ref=dp_ob_title_bk]
</gallery>

== Journals ==

# Vinayak Honkote and Baris Taskin, "CROA: Design and Analysis of Custom Rotary Oscillatory Array", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'' (in pre-print).
# [[File:JOLPEDec10.jpg|right|border|frame|15px]] Ying Teng and Baris Taskin, "Look-up Table Based Low Power Rotary Traveling Wave Design Considering the Skin Effect", ''Journal of Low Power Electronics (JOLPE)'', Vol. 6, No. 4, December 2010, '''Cover feature'''.
# Jianchao Lu and Baris Taskin, "Post-CTS Delay Insertion", ''Journal of VLSI Design'', Volume 2010 (2010), Article ID 451809.
# Baris Taskin and I. S. Kourtev, "Multi-Phase Synchronization of Non-Zero Clock Skew Level-Sensitive Circuit", ''International Journal on Circuits, Systems and Computers (JCSC)'', Vol. 18, No. 5, pp. 899--908, July 2009.
# Baris Taskin, J. DeMaio, O. Farell, M. Hazeltine, R. Ketner, "Custom Topology Rotary Clock Router", ''ACM Transactions on Design Automation of Electronic Systems (TODAES)'', Vol. 14, No. 3, Article 44, May 2009.
# Baris Taskin, A. Chiu, J. Salkind, D. Venutolo, "A Shift-Register Based QCA Memory Architecture", ''ACM Journal on Emerging Technologies and Computation (JETC)'', Vol. 5, No. 1, Article 4, January 2009.
# Baris Taskin and Bo Hong, "Improving Line-Based QCA Memory Cell Design Through Dual-Phase Clocking", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 16, No. 12, pp. 1648--1656, December 2008.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)'', Vol. 25, No. 4, pp. 651--663, April 2006.
# Baris Taskin and Ivan S. Kourtev, "Linearization of the Timing Analysis and Optimization of Level-Sensitive Digital Synchronous Circuits", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 12, No. 1, pp. 12--27, January 2004.

== Conferences ==
# Ying Teng and Baris Taskin, "Process Variation Sensitivity of the Rotary Traveling Wave Oscillator", to appear in the ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.
# Jianchao Lu, Xiaomi Mao and Baris Taskin, "Timing Slack Aware Incremental Register Placement with Non-uniform Grid Generation for Clock Mesh Synthesis", to appear in the ''Proceedings of the ACM International Symposium on Physical Design (ISPD)'', March 2011.
# Jianchao Lu, Vinayak Honkote, Xin Chen and Baris Taskin, "Steiner Tree Based Rotary Clock Routing with Bounded Skew and Capacitive Load Balancing", to appear in the ''Proceedings of the Design, Automation and Test in Europe (DATE)'', March 2011.
# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.
# Vinayak Honkote and Baris Taskin, "Skew-Aware Capacitive Load Balancing for Low-Power Zero Clock Skew Rotary Oscillatory Array", to appear in the ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2010, pp. 209--214.
# Ankit More and Baris Taskin, [[media:EuMIC_2010_Ankit.pdf|"Wireless Interconnects for Inter-tier Communication on 3-D ICs"]], to appear in the ''Proceedings of the European Microwave Integrated Circuits Conference (EuMIC)'', September 2010.
# Ankit More and Baris Taskin, [[media:SoCC_2010_Ankit.pdf|"Simulation Based Study of On-chip Antennas for a Reconfigurable Hybrid 3D Wireless NoC"]], to appear in the ''Proceedings of the IEEE International SoC Conference (SOCC)'', September 2010.
# Ankit More and Baris Taskin, [[media:MMS_2010_Ankit.pdf|"Effect of EMI between Wireless Interconnects and Metal Interconnects on CMOS Digital Circuits"]], to appear in the ''Proceedings of the Mediterranean Microwave Symposium (MMS)'', August 2010.
# Vinayak Honkote and Baris Taskin, "PEEC Based Parasitic Modeling for Power Analysis on Custom Rotary Rings", to appear in the ''Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED)'', August 2010, pp. 111--116.
# Ankit More and Baris Taskin, [[media:APS_2010_Ankit.pdf|"Electromagnetic Compatibility of CMOS On-chip Antennas"]], to appear in the ''Proceedings of the IEEE AP-S International Symposium on Antennas and Propagation'', July 2010.
# Ankit More and Baris Taskin, [[media:ISVLSI_2010_Ankit.pdf|"Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs"]], ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Jianchao Lu and Baris Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Vinayak Honkote and Baris Taskin, "Design Automation and Analysis of Resonant Rotary Clocking Technology", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010, pp. 471--472.
# Ankit More and Baris Taskin, [[media:Slip_2010_Ankit.pdf|"Simulation Based Study of Wireless RF Interconnects for Practical CMOS Implementation"]], ''Proceedings of the System Level Interconnect Prediction (SLIP)'', June 2010.
# Ankit More and Baris Taskin, [[media:Gls_2010_Ankit.pdf|"Electromagnetic Interaction of On-Chip Antennas and CMOS Metal Layers for Wireless IC Interconnects"]], ''Proceedings of the IEEE/ACM Great Lakes Symposium on VLSI Design (GLSVLSI)'', May 2010.
# Ankit More and Baris Taskin, [[media:ISQED_2010_Ankit.pdf|"Leakage Current Analysis for Intra-Chip Wireless Interconnects"]], ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 49--53.
# Jianchao Lu and Baris Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 765--770.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Bounded Skew Constraint Methodology for Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 413--417.
# Vinayak Honkote and Baris Taskin, "Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array", ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2010, pp. 218--223.
# Jianchao Lu and Baris Taskin, "Incremental Register Placement for Low Power CTS", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp.232--236.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Design Methodologies for Improved Performance of Resonant Clocking", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp. 165--168.
# Jianchao Lu and Baris Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 224--227.
# Vinayak Honkote and Baris Taskin, "Design Automation Scheme for Wirelength Analysis of Resonant Clocking Technologies",'' Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 1147--1150.
# Vinayak Honkote and Baris Taskin, "Capacitive Load Balancing for Mobius Implementation of Standing Wave Oscillator", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 232--235.
# Vinayak Honkote and Baris Taskin, "Zero Clock Skew Synchronization with Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2009, pp. 588--593.
# Vinayak Honkote and Baris Taskin, "Custom Rotary Clock Router", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2008, pp. 114--119.
# Baris Taskin and Jianchao Lu, "Post-CTS Delay Insertion to Fix Timing Violations", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 81--84.
# Shannon Kurtas and Baris Taskin, "Statistical Timing Analysis of Nonzero Clock Skew Circuits", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 605--608 '''Best student paper award nominee'''.
# Vinayak Honkote and Baris Taskin, "Maze Router Based Scheme for Rotary Clock Router", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 442--445.
# Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo, "A Shift-Register Based QCA Memory Architecture", ''Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)'', October 2007, pp. 54--61.
# Prawat Nagvajara and Baris Taskin, "Design-for-Debug: A Vital Aspect in Education", ''Proceedings of the International Conference on Microelectronic Systems Education (MSE)'', June 2007, pp. 65--66.
#Baris Taskin and Ivan S. Kourtev, "A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 486--490.
# Baris Taskin, John Wood and Ivan S. Kourtev, "Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 261--265.
# Baris Taskin and Bo Hong, "Dual-Phase Line-Based QCA Memory Design", ''Proceedings of the IEEE Conference on Nanotechnology (IEEE NANO)'', July 2006, pp. 302--305.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''Proceedings of the ACM International Symposium on Physical Design (ISPD)'', Apr. 2005, pp. 47--54.
# Baris Taskin and Ivan S. Kourtev, "Performance Improvement of Edge-Triggered Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 607--610.
# Baris Taskin and Ivan S. Kourtev, "Advanced Timing of Level-Sensitive Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 603--606.
# Baris Taskin and Ivan S. Kourtev, "Time Borrowing and Clock Skew Scheduling Effects on Multi-Phase Level-Sensitive Circuits", ''Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)'', May 2004, Vol. 2, pp. II-617--620.
# Baris Taskin and Ivan S. Kourtev, "Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew", ''Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)'', December 2002, pp. 111--117.
# Baris Taskin and Ivan S. Kourtev, "Linear Timing Analysis of SOC Synchronous Circuits with Level-Sensitive Latches", ''Proceedings of the IEEE International ASIC/SOC Conference'', September 2002, pp. 358--362.

== Thesis and Dissertations ==

* Vinayak Honkote, Ph.D. Dissertation, ''Design Automation and Analysis of Resonant Clocking Technologies'', 2010

* Shannon M. Kurtas, M.S. Thesis, ''Statistical Static Timing Analysis of Nonzero Clock Skew Circuits'', 2007

Publications

2010-09-30T14:41:00Z

Vinayak:

== Books and Book Chapters ==

# Ivan S. Kourtev, Baris Taskin and Eby G. Friedman, ''Timing Optimization through Clock Skew Scheduling'', Springer, 2009, ISBN-13: 978-0387710556.
# Baris Taskin, Ivan S. Kourtev and Eby G. Friedman, ''System Timing'', Handbook of VLSI, 2nd edition, Editor: W. K. Chen, CRC Publishing, December 2006.

<gallery>
File:springerbookcover.jpg|Springer link [http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-71055-6]
File:handbookcover.jpg|Amazon link [http://www.amazon.com/VLSI-Handbook-Second-Electrical-Engineering/dp/084934199X/ref=dp_ob_title_bk]
</gallery>

== Journals ==

# Vinayak Honkote and Baris Taskin, "CROA: Design and Analysis of Custom Rotary Oscillatory Array", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'' (to appear).
# Jianchao Lu and Baris Taskin, "Post-CTS Delay Insertion", ''Journal of VLSI Design'', Volume 2010 (2010), Article ID 451809.
# Baris Taskin and I. S. Kourtev, "Multi-Phase Synchronization of Non-Zero Clock Skew Level-Sensitive Circuit", ''International Journal on Circuits, Systems and Computers (JCSC)'', Vol. 18, No. 5, pp. 899--908, July 2009.
# Baris Taskin, J. DeMaio, O. Farell, M. Hazeltine, R. Ketner, "Custom Topology Rotary Clock Router", ''ACM Transactions on Design Automation of Electronic Systems (TODAES)'', Vol. 14, No. 3, Article 44, May 2009.
# Baris Taskin, A. Chiu, J. Salkind, D. Venutolo, "A Shift-Register Based QCA Memory Architecture", ''ACM Journal on Emerging Technologies and Computation (JETC)'', Vol. 5, No. 1, Article 4, January 2009.
# Baris Taskin and Bo Hong, "Improving Line-Based QCA Memory Cell Design Through Dual-Phase Clocking", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 16, No. 12, pp. 1648--1656, December 2008.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)'', Vol. 25, No. 4, pp. 651--663, April 2006.
# Baris Taskin and Ivan S. Kourtev, "Linearization of the Timing Analysis and Optimization of Level-Sensitive Digital Synchronous Circuits", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 12, No. 1, pp. 12--27, January 2004.

== Conferences ==
# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.
# Vinayak Honkote and Baris Taskin, "Skew-Aware Capacitive Load Balancing for Low-Power Zero Clock Skew Rotary Oscillatory Array", to appear in the ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2010.
# Ankit More and Baris Taskin, [[media:EuMIC_2010_Ankit.pdf|"Wireless Interconnects for Inter-tier Communication on 3-D ICs"]], to appear in the ''Proceedings of the European Microwave Integrated Circuits Conference (EuMIC)'', September 2010.
# Ankit More and Baris Taskin, [[media:SoCC_2010_Ankit.pdf|"Simulation Based Study of On-chip Antennas for a Reconfigurable Hybrid 3D Wireless NoC"]], to appear in the ''Proceedings of the IEEE International SoC Conference (SOCC)'', September 2010.
# Ankit More and Baris Taskin, [[media:MMS_2010_Ankit.pdf|"Effect of EMI between Wireless Interconnects and Metal Interconnects on CMOS Digital Circuits"]], to appear in the ''Proceedings of the Mediterranean Microwave Symposium (MMS)'', August 2010.
# Vinayak Honkote and Baris Taskin, "PEEC Based Parasitic Modeling for Power Analysis on Custom Rotary Rings", to appear in the ''Proceedings of the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED)'', August 2010, pp. 111--116.
# Ankit More and Baris Taskin, [[media:APS_2010_Ankit.pdf|"Electromagnetic Compatibility of CMOS On-chip Antennas"]], to appear in the ''Proceedings of the IEEE AP-S International Symposium on Antennas and Propagation'', July 2010.
# Ankit More and Baris Taskin, [[media:ISVLSI_2010_Ankit.pdf|"Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs"]], ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Jianchao Lu and Baris Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Vinayak Honkote and Baris Taskin, "Design Automation and Analysis of Resonant Rotary Clocking Technology", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010, pp. 471--472.
# Ankit More and Baris Taskin, [[media:Slip_2010_Ankit.pdf|"Simulation Based Study of Wireless RF Interconnects for Practical CMOS Implementation"]], ''Proceedings of the System Level Interconnect Prediction (SLIP)'', June 2010.
# Ankit More and Baris Taskin, [[media:Gls_2010_Ankit.pdf|"Electromagnetic Interaction of On-Chip Antennas and CMOS Metal Layers for Wireless IC Interconnects"]], ''Proceedings of the IEEE/ACM Great Lakes Symposium on VLSI Design (GLSVLSI)'', May 2010.
# Ankit More and Baris Taskin, [[media:ISQED_2010_Ankit.pdf|"Leakage Current Analysis for Intra-Chip Wireless Interconnects"]], ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 49--53.
# Jianchao Lu and Baris Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 765--770.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Bounded Skew Constraint Methodology for Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 413--417.
# Vinayak Honkote and Baris Taskin, "Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array", ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2010, pp. 218--223.
# Jianchao Lu and Baris Taskin, "Incremental Register Placement for Low Power CTS", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp.232--236.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Design Methodologies for Improved Performance of Resonant Clocking", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp. 165--168.
# Jianchao Lu and Baris Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 224--227.
# Vinayak Honkote and Baris Taskin, "Design Automation Scheme for Wirelength Analysis of Resonant Clocking Technologies",'' Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 1147--1150.
# Vinayak Honkote and Baris Taskin, "Capacitive Load Balancing for Mobius Implementation of Standing Wave Oscillator", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 232--235.
# Vinayak Honkote and Baris Taskin, "Zero Clock Skew Synchronization with Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2009, pp. 588--593.
# Vinayak Honkote and Baris Taskin, "Custom Rotary Clock Router", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2008, pp. 114--119.
# Baris Taskin and Jianchao Lu, "Post-CTS Delay Insertion to Fix Timing Violations", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 81--84.
# Shannon Kurtas and Baris Taskin, "Statistical Timing Analysis of Nonzero Clock Skew Circuits", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 605--608 '''Best student paper award nominee'''.
# Vinayak Honkote and Baris Taskin, "Maze Router Based Scheme for Rotary Clock Router", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 442--445.
# Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo, "A Shift-Register Based QCA Memory Architecture", ''Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)'', October 2007, pp. 54--61.
# Prawat Nagvajara and Baris Taskin, "Design-for-Debug: A Vital Aspect in Education", ''Proceedings of the International Conference on Microelectronic Systems Education (MSE)'', June 2007, pp. 65--66.
#Baris Taskin and Ivan S. Kourtev, "A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 486--490.
# Baris Taskin, John Wood and Ivan S. Kourtev, "Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 261--265.
# Baris Taskin and Bo Hong, "Dual-Phase Line-Based QCA Memory Design", ''Proceedings of the IEEE Conference on Nanotechnology (IEEE NANO)'', July 2006, pp. 302--305.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''Proceedings of the ACM International Symposium on Physical Design (ISPD)'', Apr. 2005, pp. 47--54.
# Baris Taskin and Ivan S. Kourtev, "Performance Improvement of Edge-Triggered Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 607--610.
# Baris Taskin and Ivan S. Kourtev, "Advanced Timing of Level-Sensitive Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 603--606.
# Baris Taskin and Ivan S. Kourtev, "Time Borrowing and Clock Skew Scheduling Effects on Multi-Phase Level-Sensitive Circuits", ''Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)'', May 2004, Vol. 2, pp. II-617--620.
# Baris Taskin and Ivan S. Kourtev, "Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew", ''Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)'', December 2002, pp. 111--117.
# Baris Taskin and Ivan S. Kourtev, "Linear Timing Analysis of SOC Synchronous Circuits with Level-Sensitive Latches", ''Proceedings of the IEEE International ASIC/SOC Conference'', September 2002, pp. 358--362.

== Thesis and Dissertations ==

* Shannon M. Kurtas, M.S. Thesis, ''Statistical Static Timing Analysis of Nonzero Clock Skew Circuits'', 2007

Publications

2010-09-30T14:14:57Z

Vinayak:

== Books and Book Chapters ==

# Ivan S. Kourtev, Baris Taskin and Eby G. Friedman, ''Timing Optimization through Clock Skew Scheduling'', Springer, 2009, ISBN-13: 978-0387710556.
# Baris Taskin, Ivan S. Kourtev and Eby G. Friedman, ''System Timing'', Handbook of VLSI, 2nd edition, Editor: W. K. Chen, CRC Publishing, December 2006.

<gallery>
File:springerbookcover.jpg|Springer link [http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-71055-6]
File:handbookcover.jpg|Amazon link [http://www.amazon.com/VLSI-Handbook-Second-Electrical-Engineering/dp/084934199X/ref=dp_ob_title_bk]
</gallery>

== Journals ==

# Vinayak Honkote and Baris Taskin, "CROA: Design and Analysis of Custom Rotary Oscillatory Array", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'' (to appear).
# Jianchao Lu and Baris Taskin, "Post-CTS Delay Insertion", ''Journal of VLSI Design'', Volume 2010 (2010), Article ID 451809.
# Baris Taskin and I. S. Kourtev, "Multi-Phase Synchronization of Non-Zero Clock Skew Level-Sensitive Circuit", ''International Journal on Circuits, Systems and Computers (JCSC)'', Vol. 18, No. 5, pp. 899--908, July 2009.
# Baris Taskin, J. DeMaio, O. Farell, M. Hazeltine, R. Ketner, "Custom Topology Rotary Clock Router", ''ACM Transactions on Design Automation of Electronic Systems (TODAES)'', Vol. 14, No. 3, Article 44, May 2009.
# Baris Taskin, A. Chiu, J. Salkind, D. Venutolo, "A Shift-Register Based QCA Memory Architecture", ''ACM Journal on Emerging Technologies and Computation (JETC)'', Vol. 5, No. 1, Article 4, January 2009.
# Baris Taskin and Bo Hong, "Improving Line-Based QCA Memory Cell Design Through Dual-Phase Clocking", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 16, No. 12, pp. 1648--1656, December 2008.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)'', Vol. 25, No. 4, pp. 651--663, April 2006.
# Baris Taskin and Ivan S. Kourtev, "Linearization of the Timing Analysis and Optimization of Level-Sensitive Digital Synchronous Circuits", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 12, No. 1, pp. 12--27, January 2004.

== Conferences ==
# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.
# Vinayak Honkote and Baris Taskin, "Skew-Aware Capacitive Load Balancing for Low-Power Zero Clock Skew Rotary Oscillatory Array", to appear in the ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2010.
# Ankit More and Baris Taskin, [[media:EuMIC_2010_Ankit.pdf|"Wireless Interconnects for Inter-tier Communication on 3-D ICs"]], to appear in the ''Proceedings of the European Microwave Integrated Circuits Conference (EuMIC)'', September 2010.
# Ankit More and Baris Taskin, [[media:SoCC_2010_Ankit.pdf|"Simulation Based Study of On-chip Antennas for a Reconfigurable Hybrid 3D Wireless NoC"]], to appear in the ''Proceedings of the IEEE International SoC Conference (SOCC)'', September 2010.
# Ankit More and Baris Taskin, [[media:MMS_2010_Ankit.pdf|"Effect of EMI between Wireless Interconnects and Metal Interconnects on CMOS Digital Circuits"]], to appear in the ''Proceedings of the Mediterranean Microwave Symposium (MMS)'', August 2010.
# Vinayak Honkote and Baris Taskin, "PEEC Based Parasitic Modeling for Power Analysis on Custom Rotary Rings", to appear in the ''Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)'', August 2010.
# Ankit More and Baris Taskin, [[media:APS_2010_Ankit.pdf|"Electromagnetic Compatibility of CMOS On-chip Antennas"]], to appear in the ''Proceedings of the IEEE AP-S International Symposium on Antennas and Propagation'', July 2010.
# Ankit More and Baris Taskin, [[media:ISVLSI_2010_Ankit.pdf|"Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs"]], ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Jianchao Lu and Baris Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Vinayak Honkote and Baris Taskin, "Design Automation and Analysis of Resonant Rotary Clocking Technology", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Ankit More and Baris Taskin, [[media:Slip_2010_Ankit.pdf|"Simulation Based Study of Wireless RF Interconnects for Practical CMOS Implementation"]], ''Proceedings of the System Level Interconnect Prediction (SLIP)'', June 2010.
# Ankit More and Baris Taskin, [[media:Gls_2010_Ankit.pdf|"Electromagnetic Interaction of On-Chip Antennas and CMOS Metal Layers for Wireless IC Interconnects"]], ''Proceedings of the IEEE/ACM Great Lakes Symposium on VLSI Design (GLSVLSI)'', May 2010.
# Ankit More and Baris Taskin, [[media:ISQED_2010_Ankit.pdf|"Leakage Current Analysis for Intra-Chip Wireless Interconnects"]], ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 49--53.
# Jianchao Lu and Baris Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 765--770.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Bounded Skew Constraint Methodology for Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 413--417.
# Vinayak Honkote and Baris Taskin, "Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array", ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2010, pp. 218--223.
# Jianchao Lu and Baris Taskin, "Incremental Register Placement for Low Power CTS", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp.232--236.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Design Methodologies for Improved Performance of Resonant Clocking", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp. 165--168.
# Jianchao Lu and Baris Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 224--227.
# Vinayak Honkote and Baris Taskin, "Design Automation Scheme for Wirelength Analysis of Resonant Clocking Technologies",'' Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 1147--1150.
# Vinayak Honkote and Baris Taskin, "Capacitive Load Balancing for Mobius Implementation of Standing Wave Oscillator", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 232--235.
# Vinayak Honkote and Baris Taskin, "Zero Clock Skew Synchronization with Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2009, pp. 588--593.
# Vinayak Honkote and Baris Taskin, "Custom Rotary Clock Router", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2008, pp. 114--119.
# Baris Taskin and Jianchao Lu, "Post-CTS Delay Insertion to Fix Timing Violations", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 81--84.
# Shannon Kurtas and Baris Taskin, "Statistical Timing Analysis of Nonzero Clock Skew Circuits", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 605--608 '''Best student paper award nominee'''.
# Vinayak Honkote and Baris Taskin, "Maze Router Based Scheme for Rotary Clock Router", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 442--445.
# Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo, "A Shift-Register Based QCA Memory Architecture", ''Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)'', October 2007, pp. 54--61.
# Prawat Nagvajara and Baris Taskin, "Design-for-Debug: A Vital Aspect in Education", ''Proceedings of the International Conference on Microelectronic Systems Education (MSE)'', June 2007, pp. 65--66.
#Baris Taskin and Ivan S. Kourtev, "A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 486--490.
# Baris Taskin, John Wood and Ivan S. Kourtev, "Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 261--265.
# Baris Taskin and Bo Hong, "Dual-Phase Line-Based QCA Memory Design", ''Proceedings of the IEEE Conference on Nanotechnology (IEEE NANO)'', July 2006, pp. 302--305.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''Proceedings of the ACM International Symposium on Physical Design (ISPD)'', Apr. 2005, pp. 47--54.
# Baris Taskin and Ivan S. Kourtev, "Performance Improvement of Edge-Triggered Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 607--610.
# Baris Taskin and Ivan S. Kourtev, "Advanced Timing of Level-Sensitive Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 603--606.
# Baris Taskin and Ivan S. Kourtev, "Time Borrowing and Clock Skew Scheduling Effects on Multi-Phase Level-Sensitive Circuits", ''Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)'', May 2004, Vol. 2, pp. II-617--620.
# Baris Taskin and Ivan S. Kourtev, "Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew", ''Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)'', December 2002, pp. 111--117.
# Baris Taskin and Ivan S. Kourtev, "Linear Timing Analysis of SOC Synchronous Circuits with Level-Sensitive Latches", ''Proceedings of the IEEE International ASIC/SOC Conference'', September 2002, pp. 358--362.

== Thesis and Dissertations ==

* Shannon M. Kurtas, M.S. Thesis, ''Statistical Static Timing Analysis of Nonzero Clock Skew Circuits'', 2007

Publications

2010-07-26T22:53:10Z

Vinayak:

== Books and Book Chapters ==

# Ivan S. Kourtev, Baris Taskin and Eby G. Friedman, ''Timing Optimization through Clock Skew Scheduling'', Springer, 2009, ISBN-13: 978-0387710556.
# Baris Taskin, Ivan S. Kourtev and Eby G. Friedman, ''System Timing'', Handbook of VLSI, 2nd edition, Editor: W. K. Chen, CRC Publishing, December 2006.

<gallery>
File:springerbookcover.jpg|Springer link [http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-71055-6]
File:handbookcover.jpg|Amazon link [http://www.amazon.com/VLSI-Handbook-Second-Electrical-Engineering/dp/084934199X/ref=dp_ob_title_bk]
</gallery>

== Journals ==

# Vinayak Honkote and Baris Taskin, "CROA: Design and Analysis of Custom Rotary Oscillatory Array", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'' (to appear).
# Jianchao Lu and Baris Taskin, "Post-CTS Delay Insertion", ''Journal of VLSI Design'', Volume 2010 (2010), Article ID 451809.
# Baris Taskin and I. S. Kourtev, "Multi-Phase Synchronization of Non-Zero Clock Skew Level-Sensitive Circuit", ''International Journal on Circuits, Systems and Computers (JCSC)'', Vol. 18, No. 5, pp. 899--908, July 2009.
# Baris Taskin, J. DeMaio, O. Farell, M. Hazeltine, R. Ketner, "Custom Topology Rotary Clock Router", ''ACM Transactions on Design Automation of Electronic Systems (TODAES)'', Vol. 14, No. 3, Article 44, May 2009.
# Baris Taskin, A. Chiu, J. Salkind, D. Venutolo, "A Shift-Register Based QCA Memory Architecture", ''ACM Journal on Emerging Technologies and Computation (JETC)'', Vol. 5, No. 1, Article 4, January 2009.
# Baris Taskin and Bo Hong, "Improving Line-Based QCA Memory Cell Design Through Dual-Phase Clocking", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 16, No. 12, pp. 1648--1656, December 2008.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)'', Vol. 25, No. 4, pp. 651--663, April 2006.
# Baris Taskin and Ivan S. Kourtev, "Linearization of the Timing Analysis and Optimization of Level-Sensitive Digital Synchronous Circuits", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 12, No. 1, pp. 12--27, January 2004.

== Conferences ==

# Vinayak Honkote and Baris Taskin, "Skew-Aware Capacitive Load Balancing for Low-Power Zero Clock Skew Rotary Oscillatory Array", to appear in the ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2010.
# Ankit More and Baris Taskin, "Wireless Interconnects for Inter-tier Communication on 3-D ICs", to appear in the ''Proceedings of the European Microwave Integrated Circuits Conference (EuMIC)'', September 2010.
# Ankit More and Baris Taskin, "Simulation Based Study of On-chip Antennas for a Reconfigurable Hybrid 3D Wireless NoC", to appear in the ''Proceedings of the IEEE International SoC Conference (SOCC)'', September 2010.
# Ankit More and Baris Taskin, "Effect of EMI between Wireless Interconnects and Metal Interconnects on CMOS Digital Circuits", to appear in the ''Proceedings of the Mediterranean Microwave Symposium (MMS)'', August 2010.
# Vinayak Honkote and Baris Taskin, "PEEC Based Parasitic Modeling for Power Analysis on Custom Rotary Rings", to appear in the ''Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)'', August 2010.
# Ankit More and Baris Taskin, "Electromagnetic Compatibility of CMOS On-chip Antennas", to appear in the ''Proceedings of the IEEE AP-S International Symposium on Antennas and Propagation'', July 2010.
# Ankit More and Baris Taskin, "Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Jianchao Lu and Baris Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Vinayak Honkote and Baris Taskin, "Design Automation and Analysis of Resonant Rotary Clocking Technology", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Ankit More and Baris Taskin, "Simulation Based Study of Wireless RF Interconnects for Practical CMOS Implementation", ''Proceedings of the System Level Interconnect Prediction (SLIP)'', June 2010.
# Ankit More and Baris Taskin, "Electromagnetic Interaction of On-Chip Antennas and CMOS Metal Layers for Wireless IC Interconnects", ''Proceedings of the IEEE/ACM Great Lakes Symposium on VLSI Design (GLSVLSI)'', May 2010.
# Ankit More and Baris Taskin, "Leakage Current Analysis for Intra-Chip Wireless Interconnects", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 49--53.
# Jianchao Lu and Baris Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 765--770.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Bounded Skew Constraint Methodology for Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 413--417.
# Vinayak Honkote and Baris Taskin, "Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array", ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2010, pp. 218--223.
# Jianchao Lu and Baris Taskin, "Incremental Register Placement for Low Power CTS", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp.232--236.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Design Methodologies for Improved Performance of Resonant Clocking", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp. 165--168.
# Jianchao Lu and Baris Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 224--227.
# Vinayak Honkote and Baris Taskin, "Design Automation Scheme for Wirelength Analysis of Resonant Clocking Technologies",'' Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 1147--1150.
# Vinayak Honkote and Baris Taskin, "Capacitive Load Balancing for Mobius Implementation of Standing Wave Oscillator", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 232--235.
# Vinayak Honkote and Baris Taskin, "Zero Clock Skew Synchronization with Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2009, pp. 588--593.
# Vinayak Honkote and Baris Taskin, "Custom Rotary Clock Router", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2008, pp. 114--119.
# Baris Taskin and Jianchao Lu, "Post-CTS Delay Insertion to Fix Timing Violations", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 81--84.
# Shannon Kurtas and Baris Taskin, "Statistical Timing Analysis of Nonzero Clock Skew Circuits", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 605--608 '''Best student paper award nominee'''.
# Vinayak Honkote and Baris Taskin, "Maze Router Based Scheme for Rotary Clock Router", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 442--445.
# Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo, "A Shift-Register Based QCA Memory Architecture", ''Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)'', October 2007, pp. 54--61.
# Prawat Nagvajara and Baris Taskin, "Design-for-Debug: A Vital Aspect in Education", ''Proceedings of the International Conference on Microelectronic Systems Education (MSE)'', June 2007, pp. 65--66.
#Baris Taskin and Ivan S. Kourtev, "A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 486--490.
# Baris Taskin, John Wood and Ivan S. Kourtev, "Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 261--265.
# Baris Taskin and Bo Hong, "Dual-Phase Line-Based QCA Memory Design", ''Proceedings of the IEEE Conference on Nanotechnology (IEEE NANO)'', July 2006, pp. 302--305.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''Proceedings of the ACM International Symposium on Physical Design (ISPD)'', Apr. 2005, pp. 47--54.
# Baris Taskin and Ivan S. Kourtev, "Performance Improvement of Edge-Triggered Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 607--610.
# Baris Taskin and Ivan S. Kourtev, "Advanced Timing of Level-Sensitive Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 603--606.
# Baris Taskin and Ivan S. Kourtev, "Time Borrowing and Clock Skew Scheduling Effects on Multi-Phase Level-Sensitive Circuits", ''Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)'', May 2004, Vol. 2, pp. II-617--620.
# Baris Taskin and Ivan S. Kourtev, "Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew", ''Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)'', December 2002, pp. 111--117.
# Baris Taskin and Ivan S. Kourtev, "Linear Timing Analysis of SOC Synchronous Circuits with Level-Sensitive Latches", ''Proceedings of the IEEE International ASIC/SOC Conference'', September 2002, pp. 358--362.

== Thesis and Dissertations ==

* Shannon M. Kurtas, M.S. Thesis, ''Statistical Static Timing Analysis of Nonzero Clock Skew Circuits'', 2007

Publications

2010-06-03T04:47:03Z

Vinayak:

== Books and Book Chapters ==

# Ivan S. Kourtev, Baris Taskin and Eby G. Friedman, ''Timing Optimization through Clock Skew Scheduling'', Springer, 2009, ISBN-13: 978-0387710556.
# Baris Taskin, Ivan S. Kourtev and Eby G. Friedman, ''System Timing'', Handbook of VLSI, 2nd edition, Editor: W. K. Chen, CRC Publishing, December 2006.

<gallery>
File:springerbookcover.jpg|Springer link [http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-71055-6]
File:handbookcover.jpg|Amazon link [http://www.amazon.com/VLSI-Handbook-Second-Electrical-Engineering/dp/084934199X/ref=dp_ob_title_bk]
</gallery>

== Journals ==

# Vinayak Honkote and Baris Taskin, "CROA: Design and Analysis of Custom Rotary Oscillatory Array", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'' (to appear).
# Jianchao Lu and Baris Taskin, "Post-CTS Delay Insertion", ''Journal of VLSI Design'', Volume 2010 (2010), Article ID 451809.
# Baris Taskin and I. S. Kourtev, "Multi-Phase Synchronization of Non-Zero Clock Skew Level-Sensitive Circuit", ''International Journal on Circuits, Systems and Computers (JCSC)'', Vol. 18, No. 5, pp. 899--908, July 2009.
# Baris Taskin, J. DeMaio, O. Farell, M. Hazeltine, R. Ketner, "Custom Topology Rotary Clock Router", ''ACM Transactions on Design Automation of Electronic Systems (TODAES)'', Vol. 14, No. 3, Article 44, May 2009.
# Baris Taskin, A. Chiu, J. Salkind, D. Venutolo, "A Shift-Register Based QCA Memory Architecture", ''ACM Journal on Emerging Technologies and Computation (JETC)'', Vol. 5, No. 1, Article 4, January 2009.
# Baris Taskin and Bo Hong, "Improving Line-Based QCA Memory Cell Design Through Dual-Phase Clocking", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 16, No. 12, pp. 1648--1656, December 2008.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)'', Vol. 25, No. 4, pp. 651--663, April 2006.
# Baris Taskin and Ivan S. Kourtev, "Linearization of the Timing Analysis and Optimization of Level-Sensitive Digital Synchronous Circuits", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 12, No. 1, pp. 12--27, January 2004.

== Conferences ==

# Ankit More and Baris Taskin, "Wireless Interconnects for Inter-tier Communication on 3-D ICs", to appear in the ''Proceedings of the European Microwave Integrated Circuits Conference (EuMIC)'', September 2010.
# Vinayak Honkote and Baris Taskin, "PEEC Based Parasitic Modeling for Power Analysis on Custom Rotary Rings", to appear in the ''Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)'', August 2010.
# Ankit More and Baris Taskin, "Electromagnetic Compatibility of CMOS On-chip Antennas", to appear in the ''Proceedings of the IEEE AP-S International Symposium on Antennas and Propagation'', July 2010.
# Ankit More and Baris Taskin, "Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Jianchao Lu and Baris Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Vinayak Honkote and Baris Taskin, "Design Automation and Analysis of Resonant Rotary Clocking Technology", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Ankit More and Baris Taskin, "Simulation Based Study of Wireless RF Interconnects for Practical CMOS Implementation", to appear in the ''Proceedings of the System Level Interconnect Prediction (SLIP)'', June 2010.
# Ankit More and Baris Taskin, "Electromagnetic Interaction of On-Chip Antennas and CMOS Metal Layers for Wireless IC Interconnects", to appear in the ''Proceedings of the IEEE/ACM Great Lakes Symposium on VLSI Design (GLSVLSI)'', May 2010.
# Ankit More and Baris Taskin, "Leakage Current Analysis for Intra-Chip Wireless Interconnects", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 49--53.
# Jianchao Lu and Baris Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Bounded Skew Constraint Methodology for Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 413--417.
# Vinayak Honkote and Baris Taskin, "Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array", ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2010, pp. 218--223.
# Jianchao Lu and Baris Taskin, "Incremental Register Placement for Low Power CTS", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Design Methodologies for Improved Performance of Resonant Clocking", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp. 165--168.
# Jianchao Lu and Baris Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 224--227.
# Vinayak Honkote and Baris Taskin, "Design Automation Scheme for Wirelength Analysis of Resonant Clocking Technologies",'' Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 1147--1150.
# Vinayak Honkote and Baris Taskin, "Capacitive Load Balancing for Mobius Implementation of Standing Wave Oscillator", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 232--235.
# Vinayak Honkote and Baris Taskin, "Zero Clock Skew Synchronization with Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2009, pp. 588--593.
# Vinayak Honkote and Baris Taskin, "Custom Rotary Clock Router", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2008, pp. 114--119.
# Baris Taskin and Jianchao Lu, "Post-CTS Delay Insertion to Fix Timing Violations", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 81--84.
# Shannon Kurtas and Baris Taskin, "Statistical Timing Analysis of Nonzero Clock Skew Circuits", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 605--608 '''Best student paper award nominee'''.
# Vinayak Honkote and Baris Taskin, "Maze Router Based Scheme for Rotary Clock Router", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 442--445.
# Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo, "A Shift-Register Based QCA Memory Architecture", ''Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)'', October 2007, pp. 54--61.
# Prawat Nagvajara and Baris Taskin, "Design-for-Debug: A Vital Aspect in Education", ''Proceedings of the International Conference on Microelectronic Systems Education (MSE)'', June 2007, pp. 65--66.
#Baris Taskin and Ivan S. Kourtev, "A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 486--490.
# Baris Taskin, John Wood and Ivan S. Kourtev, "Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 261--265.
# Baris Taskin and Bo Hong, "Dual-Phase Line-Based QCA Memory Design", ''Proceedings of the IEEE Conference on Nanotechnology (IEEE NANO)'', July 2006, pp. 302--305.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''Proceedings of the ACM International Symposium on Physical Design (ISPD)'', Apr. 2005, pp. 47--54.
# Baris Taskin and Ivan S. Kourtev, "Performance Improvement of Edge-Triggered Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 607--610.
# Baris Taskin and Ivan S. Kourtev, "Advanced Timing of Level-Sensitive Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 603--606.
# Baris Taskin and Ivan S. Kourtev, "Time Borrowing and Clock Skew Scheduling Effects on Multi-Phase Level-Sensitive Circuits", ''Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)'', May 2004, Vol. 2, pp. II-617--620.
# Baris Taskin and Ivan S. Kourtev, "Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew", ''Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)'', December 2002, pp. 111--117.
# Baris Taskin and Ivan S. Kourtev, "Linear Timing Analysis of SOC Synchronous Circuits with Level-Sensitive Latches", ''Proceedings of the IEEE International ASIC/SOC Conference'', September 2002, pp. 358--362.

== Thesis and Dissertations ==

* Shannon M. Kurtas, M.S. Thesis, ''Statistical Static Timing Analysis of Nonzero Clock Skew Circuits'', 2007

Publications

2010-06-03T04:46:21Z

Vinayak:

== Books and Book Chapters ==

# Ivan S. Kourtev, Baris Taskin and Eby G. Friedman, ''Timing Optimization through Clock Skew Scheduling'', Springer, 2009, ISBN-13: 978-0387710556.
# Baris Taskin, Ivan S. Kourtev and Eby G. Friedman, ''System Timing'', Handbook of VLSI, 2nd edition, Editor: W. K. Chen, CRC Publishing, December 2006.

<gallery>
File:springerbookcover.jpg|Springer link [http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-71055-6]
File:handbookcover.jpg|Amazon link [http://www.amazon.com/VLSI-Handbook-Second-Electrical-Engineering/dp/084934199X/ref=dp_ob_title_bk]
</gallery>

== Journals ==

# Vinayak Honkote and Baris Taskin, "CROA: Design and Analysis of Custom Rotary Oscillatory Array", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems''(to appear).
# Jianchao Lu and Baris Taskin, "Post-CTS Delay Insertion", ''Journal of VLSI Design'', Volume 2010 (2010), Article ID 451809.
# Baris Taskin and I. S. Kourtev, "Multi-Phase Synchronization of Non-Zero Clock Skew Level-Sensitive Circuit", ''International Journal on Circuits, Systems and Computers (JCSC)'', Vol. 18, No. 5, pp. 899--908, July 2009.
# Baris Taskin, J. DeMaio, O. Farell, M. Hazeltine, R. Ketner, "Custom Topology Rotary Clock Router", ''ACM Transactions on Design Automation of Electronic Systems (TODAES)'', Vol. 14, No. 3, Article 44, May 2009.
# Baris Taskin, A. Chiu, J. Salkind, D. Venutolo, "A Shift-Register Based QCA Memory Architecture", ''ACM Journal on Emerging Technologies and Computation (JETC)'', Vol. 5, No. 1, Article 4, January 2009.
# Baris Taskin and Bo Hong, "Improving Line-Based QCA Memory Cell Design Through Dual-Phase Clocking", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 16, No. 12, pp. 1648--1656, December 2008.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)'', Vol. 25, No. 4, pp. 651--663, April 2006.
# Baris Taskin and Ivan S. Kourtev, "Linearization of the Timing Analysis and Optimization of Level-Sensitive Digital Synchronous Circuits", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 12, No. 1, pp. 12--27, January 2004.

== Conferences ==

# Ankit More and Baris Taskin, "Wireless Interconnects for Inter-tier Communication on 3-D ICs", to appear in the ''Proceedings of the European Microwave Integrated Circuits Conference (EuMIC)'', September 2010.
# Vinayak Honkote and Baris Taskin, "PEEC Based Parasitic Modeling for Power Analysis on Custom Rotary Rings", to appear in the ''Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)'', August 2010.
# Ankit More and Baris Taskin, "Electromagnetic Compatibility of CMOS On-chip Antennas", to appear in the ''Proceedings of the IEEE AP-S International Symposium on Antennas and Propagation'', July 2010.
# Ankit More and Baris Taskin, "Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Jianchao Lu and Baris Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Vinayak Honkote and Baris Taskin, "Design Automation and Analysis of Resonant Rotary Clocking Technology", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Ankit More and Baris Taskin, "Simulation Based Study of Wireless RF Interconnects for Practical CMOS Implementation", to appear in the ''Proceedings of the System Level Interconnect Prediction (SLIP)'', June 2010.
# Ankit More and Baris Taskin, "Electromagnetic Interaction of On-Chip Antennas and CMOS Metal Layers for Wireless IC Interconnects", to appear in the ''Proceedings of the IEEE/ACM Great Lakes Symposium on VLSI Design (GLSVLSI)'', May 2010.
# Ankit More and Baris Taskin, "Leakage Current Analysis for Intra-Chip Wireless Interconnects", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 49--53.
# Jianchao Lu and Baris Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Bounded Skew Constraint Methodology for Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 413--417.
# Vinayak Honkote and Baris Taskin, "Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array", ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2010, pp. 218--223.
# Jianchao Lu and Baris Taskin, "Incremental Register Placement for Low Power CTS", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Design Methodologies for Improved Performance of Resonant Clocking", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp. 165--168.
# Jianchao Lu and Baris Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 224--227.
# Vinayak Honkote and Baris Taskin, "Design Automation Scheme for Wirelength Analysis of Resonant Clocking Technologies",'' Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 1147--1150.
# Vinayak Honkote and Baris Taskin, "Capacitive Load Balancing for Mobius Implementation of Standing Wave Oscillator", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 232--235.
# Vinayak Honkote and Baris Taskin, "Zero Clock Skew Synchronization with Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2009, pp. 588--593.
# Vinayak Honkote and Baris Taskin, "Custom Rotary Clock Router", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2008, pp. 114--119.
# Baris Taskin and Jianchao Lu, "Post-CTS Delay Insertion to Fix Timing Violations", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 81--84.
# Shannon Kurtas and Baris Taskin, "Statistical Timing Analysis of Nonzero Clock Skew Circuits", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 605--608 '''Best student paper award nominee'''.
# Vinayak Honkote and Baris Taskin, "Maze Router Based Scheme for Rotary Clock Router", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 442--445.
# Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo, "A Shift-Register Based QCA Memory Architecture", ''Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)'', October 2007, pp. 54--61.
# Prawat Nagvajara and Baris Taskin, "Design-for-Debug: A Vital Aspect in Education", ''Proceedings of the International Conference on Microelectronic Systems Education (MSE)'', June 2007, pp. 65--66.
#Baris Taskin and Ivan S. Kourtev, "A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 486--490.
# Baris Taskin, John Wood and Ivan S. Kourtev, "Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 261--265.
# Baris Taskin and Bo Hong, "Dual-Phase Line-Based QCA Memory Design", ''Proceedings of the IEEE Conference on Nanotechnology (IEEE NANO)'', July 2006, pp. 302--305.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''Proceedings of the ACM International Symposium on Physical Design (ISPD)'', Apr. 2005, pp. 47--54.
# Baris Taskin and Ivan S. Kourtev, "Performance Improvement of Edge-Triggered Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 607--610.
# Baris Taskin and Ivan S. Kourtev, "Advanced Timing of Level-Sensitive Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 603--606.
# Baris Taskin and Ivan S. Kourtev, "Time Borrowing and Clock Skew Scheduling Effects on Multi-Phase Level-Sensitive Circuits", ''Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)'', May 2004, Vol. 2, pp. II-617--620.
# Baris Taskin and Ivan S. Kourtev, "Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew", ''Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)'', December 2002, pp. 111--117.
# Baris Taskin and Ivan S. Kourtev, "Linear Timing Analysis of SOC Synchronous Circuits with Level-Sensitive Latches", ''Proceedings of the IEEE International ASIC/SOC Conference'', September 2002, pp. 358--362.

== Thesis and Dissertations ==

* Shannon M. Kurtas, M.S. Thesis, ''Statistical Static Timing Analysis of Nonzero Clock Skew Circuits'', 2007

Publications

2010-06-03T04:42:41Z

Vinayak:

== Books and Book Chapters ==

# Ivan S. Kourtev, Baris Taskin and Eby G. Friedman, ''Timing Optimization through Clock Skew Scheduling'', Springer, 2009, ISBN-13: 978-0387710556.
# Baris Taskin, Ivan S. Kourtev and Eby G. Friedman, ''System Timing'', Handbook of VLSI, 2nd edition, Editor: W. K. Chen, CRC Publishing, December 2006.

<gallery>
File:springerbookcover.jpg|Springer link [http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-71055-6]
File:handbookcover.jpg|Amazon link [http://www.amazon.com/VLSI-Handbook-Second-Electrical-Engineering/dp/084934199X/ref=dp_ob_title_bk]
</gallery>

== Journals ==

# Jianchao Lu and Baris Taskin, "Post-CTS Delay Insertion", ''Journal of VLSI Design'', Volume 2010 (2010), Article ID 451809.
# Baris Taskin and I. S. Kourtev, "Multi-Phase Synchronization of Non-Zero Clock Skew Level-Sensitive Circuit", ''International Journal on Circuits, Systems and Computers (JCSC)'', Vol. 18, No. 5, pp. 899--908, July 2009.
# Baris Taskin, J. DeMaio, O. Farell, M. Hazeltine, R. Ketner, "Custom Topology Rotary Clock Router", ''ACM Transactions on Design Automation of Electronic Systems (TODAES)'', Vol. 14, No. 3, Article 44, May 2009.
# Baris Taskin, A. Chiu, J. Salkind, D. Venutolo, "A Shift-Register Based QCA Memory Architecture", ''ACM Journal on Emerging Technologies and Computation (JETC)'', Vol. 5, No. 1, Article 4, January 2009.
# Baris Taskin and Bo Hong, "Improving Line-Based QCA Memory Cell Design Through Dual-Phase Clocking", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 16, No. 12, pp. 1648--1656, December 2008.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD)'', Vol. 25, No. 4, pp. 651--663, April 2006.
# Baris Taskin and Ivan S. Kourtev, "Linearization of the Timing Analysis and Optimization of Level-Sensitive Digital Synchronous Circuits", ''IEEE Transactions on Very Large Scale Integration (VLSI) Systems'', Vol. 12, No. 1, pp. 12--27, January 2004.

== Conferences ==

# Ankit More and Baris Taskin, "Wireless Interconnects for Inter-tier Communication on 3-D ICs", to appear in the ''Proceedings of the European Microwave Integrated Circuits Conference (EuMIC)'', September 2010.
# Vinayak Honkote and Baris Taskin, "PEEC Based Parasitic Modeling for Power Analysis on Custom Rotary Rings", to appear in the ''Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED)'', August 2010.
# Ankit More and Baris Taskin, "Electromagnetic Compatibility of CMOS On-chip Antennas", to appear in the ''Proceedings of the IEEE AP-S International Symposium on Antennas and Propagation'', July 2010.
# Ankit More and Baris Taskin, "Simulation Based Feasibility Study of Wireless RF Interconnects for 3D ICs", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Jianchao Lu and Baris Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Vinayak Honkote and Baris Taskin, "Design Automation and Analysis of Resonant Rotary Clocking Technology", to appear in the ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.
# Ankit More and Baris Taskin, "Simulation Based Study of Wireless RF Interconnects for Practical CMOS Implementation", to appear in the ''Proceedings of the System Level Interconnect Prediction (SLIP)'', June 2010.
# Ankit More and Baris Taskin, "Electromagnetic Interaction of On-Chip Antennas and CMOS Metal Layers for Wireless IC Interconnects", to appear in the ''Proceedings of the IEEE/ACM Great Lakes Symposium on VLSI Design (GLSVLSI)'', May 2010.
# Ankit More and Baris Taskin, "Leakage Current Analysis for Intra-Chip Wireless Interconnects", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 49--53.
# Jianchao Lu and Baris Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Bounded Skew Constraint Methodology for Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 413--417.
# Vinayak Honkote and Baris Taskin, "Analysis, Design and Simulation of Capacitive Load Balanced Rotary Oscillatory Array", ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2010, pp. 218--223.
# Jianchao Lu and Baris Taskin, "Incremental Register Placement for Low Power CTS", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009.
# Vinayak Honkote and Baris Taskin, "Skew Analysis and Design Methodologies for Improved Performance of Resonant Clocking", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp. 165--168.
# Jianchao Lu and Baris Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 224--227.
# Vinayak Honkote and Baris Taskin, "Design Automation Scheme for Wirelength Analysis of Resonant Clocking Technologies",'' Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 1147--1150.
# Vinayak Honkote and Baris Taskin, "Capacitive Load Balancing for Mobius Implementation of Standing Wave Oscillator", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 232--235.
# Vinayak Honkote and Baris Taskin, "Zero Clock Skew Synchronization with Rotary Clocking Technology", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2009, pp. 588--593.
# Vinayak Honkote and Baris Taskin, "Custom Rotary Clock Router", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', October 2008, pp. 114--119.
# Baris Taskin and Jianchao Lu, "Post-CTS Delay Insertion to Fix Timing Violations", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 81--84.
# Shannon Kurtas and Baris Taskin, "Statistical Timing Analysis of Nonzero Clock Skew Circuits", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 605--608 '''Best student paper award nominee'''.
# Vinayak Honkote and Baris Taskin, "Maze Router Based Scheme for Rotary Clock Router", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 442--445.
# Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Venutolo, "A Shift-Register Based QCA Memory Architecture", ''Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH)'', October 2007, pp. 54--61.
# Prawat Nagvajara and Baris Taskin, "Design-for-Debug: A Vital Aspect in Education", ''Proceedings of the International Conference on Microelectronic Systems Education (MSE)'', June 2007, pp. 65--66.
#Baris Taskin and Ivan S. Kourtev, "A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 486--490.
# Baris Taskin, John Wood and Ivan S. Kourtev, "Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking", ''Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS)'', August 2006, pp. 261--265.
# Baris Taskin and Bo Hong, "Dual-Phase Line-Based QCA Memory Design", ''Proceedings of the IEEE Conference on Nanotechnology (IEEE NANO)'', July 2006, pp. 302--305.
# Baris Taskin and Ivan S. Kourtev, "Delay Insertion Method in Clock Skew Scheduling", ''Proceedings of the ACM International Symposium on Physical Design (ISPD)'', Apr. 2005, pp. 47--54.
# Baris Taskin and Ivan S. Kourtev, "Performance Improvement of Edge-Triggered Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 607--610.
# Baris Taskin and Ivan S. Kourtev, "Advanced Timing of Level-Sensitive Sequential Circuits", ''Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS)'', December 2004, pp. 603--606.
# Baris Taskin and Ivan S. Kourtev, "Time Borrowing and Clock Skew Scheduling Effects on Multi-Phase Level-Sensitive Circuits", ''Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS)'', May 2004, Vol. 2, pp. II-617--620.
# Baris Taskin and Ivan S. Kourtev, "Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew", ''Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU)'', December 2002, pp. 111--117.
# Baris Taskin and Ivan S. Kourtev, "Linear Timing Analysis of SOC Synchronous Circuits with Level-Sensitive Latches", ''Proceedings of the IEEE International ASIC/SOC Conference'', September 2002, pp. 358--362.

== Thesis and Dissertations ==

* Shannon M. Kurtas, M.S. Thesis, ''Statistical Static Timing Analysis of Nonzero Clock Skew Circuits'', 2007

Vinayak Honkote

2010-05-28T19:03:39Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/8/8b/Cv_vinayak.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

File:Cv vinayak.pdf

2010-05-28T19:01:29Z

Vinayak:

File:Vinayak dissertation.pdf

2010-05-28T18:42:12Z

Vinayak:

Vinayak Honkote

2010-03-22T22:33:47Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/1/10/VINAYAK_CV.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

File:Vinayak 5.jpg

2010-03-22T22:29:08Z

Vinayak: uploaded a new version of "File:Vinayak 5.jpg"

File:Vinayak 5.jpg

2010-03-22T22:25:35Z

Vinayak: uploaded a new version of "File:Vinayak 5.jpg"

File:Vinayak 5.jpg

2010-03-22T22:17:51Z

Vinayak: uploaded a new version of "File:Vinayak 5.jpg"

File:VINAYAK CV.pdf

2010-03-22T22:07:21Z

Vinayak: uploaded a new version of "File:VINAYAK CV.pdf"

Vinayak Honkote

2010-03-22T22:05:04Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/1/10/VINAYAK_CV.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Vinayak Honkote

2010-03-22T22:01:22Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/index.php/File:VINAYAK_CV.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Vinayak Honkote

2010-03-22T22:00:25Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/1/11/VINAYAK_CV.pdf VINAYAK_CV CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Vinayak Honkote

2010-03-22T21:59:53Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/1/11/VINAYAK_CV.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

File:VINAYAK CV.pdf

2010-03-22T21:59:12Z

Vinayak: uploaded a new version of "File:VINAYAK CV.pdf"

Vinayak Honkote

2010-03-22T21:50:10Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[[File:VINAYAK_CV.pdf]]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Vinayak Honkote

2010-03-22T21:44:26Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/1/11/Vinayak.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Vinayak Honkote

2010-03-22T21:42:39Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/1/11/VINAYAK_CV.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

File:VINAYAK CV.pdf

2010-03-22T21:41:48Z

Vinayak:

Vinayak Honkote

2010-03-20T20:33:12Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[http://ece.drexel.edu/faculty/taskin/wiki/vlsilab/images/1/11/Vinayak.pdf Vinayak CV]

== Publications ==
To see publications by the VLSI Lab at Drexel University please [[Publications|click here]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Publications

2010-02-10T18:47:52Z

Vinayak:

Publications

2010-01-27T08:48:53Z

Vinayak:

Publications

2009-09-18T20:33:08Z

Vinayak:

== Books and Book Chapters ==

# Ivan S. Kourtev, Baris Taskin and Eby G. Friedman, ''Timing Optimization through Clock Skew Scheduling'', Springer, 2009.
# Baris Taskin, Ivan S. Kourtev and Eby G. Friedman, ''System Timing'', Handbook of VLSI, 2nd edition, Editor: W. K. Chen, CRC Publishing, December 2006.

<gallery>
File:springerbookcover.jpg|Springer link [http://www.springer.com/engineering/circuits+&+systems/book/978-0-387-71055-6]
File:handbookcover.jpg|Amazon link [http://www.amazon.com/VLSI-Handbook-Second-Electrical-Engineering/dp/084934199X/ref=dp_ob_title_bk]
</gallery>

== Journals ==

# Baris Taskin and I. S. Kourtev, ''Multi-Phase Synchronization of Non-Zero Clock Skew Level-Sensitive Circuit'', International Journal on Circuits, Systems and Computers (JCSC), Vol. 18, No. 5, pp. 899--908, July 2009.
# Baris Taskin, J. DeMaio, O. Farell, M. Hazeltine, R. Ketner, ''Custom Topology Rotary Clock Router'', ACM Transactions on Design Automation of Electronic Systems (TODAES), Vol. 14, No. 3, Article 44, May 2009.
# Baris Taskin, A. Chiu, J. Salkind, D. Venutolo, ''A Shift-Register Based QCA Memory Architecture'', ACM Journal on Emerging Technologies and Computation (JETC), Vol. 5, No. 1, Article 4, January 2009.
# Baris Taskin and Bo Hong, ''Improving Line-Based QCA Memory Cell Design Through Dual-Phase Clocking'', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 16, No. 12, pp. 1648--1656, December 2008.
# Baris Taskin and Ivan S. Kourtev, ''Delay Insertion Method in Clock Skew Scheduling'', IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD), Vol. 25, No. 4, pp. 651--663, April 2006.
# Baris Taskin and Ivan S. Kourtev, ''Linearization of the Timing Analysis and Optimization of Level-Sensitive Digital Synchronous Circuits'', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 12, No. 1, pp.~12--27, January 2004.

== Conferences ==
# Jianchao Lu and Baris Taskin, ''Post-CTS Clock Skew Scheduling with Limited Delay Buffering'', Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS), August 2009, pp. 224--227.
# Vinayak Honkote and Baris Taskin, ''Design Automation Scheme for Wirelength Analysis of Resonant Clocking Technologies'', Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS), August 2009, pp. 1147--1150.
# Vinayak Honkote and Baris Taskin, ''Capacitive Load Balancing for Mobius Implementation of Standing Wave Oscillator'', Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS), August 2009, pp. 232--235.
# Vinayak Honkote and Baris Taskin, ''Zero Clock Skew Synchronization with Rotary Clocking Technology'', Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED), March 2009, pp. 588--593.
# Vinayak Honkote and Baris Taskin, ''Custom Rotary Clock Router'', Proceedings of the IEEE International Conference on Computer Design (ICCD), October 2008, pp. 114--119.
# Baris Taskin and Jianchao Lu, ''Post-CTS Delay Insertion to Fix Timing Violations'', Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS), August 2008, pp. 81--84.
# Shannon Kurtas and Baris Taskin, ''Statistical Timing Analysis of Nonzero Clock Skew Circuits'', Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS), August 2008, pp. 605--608 '''Best student paper award nominee'''.
# Vinayak Honkote and Baris Taskin, ''Maze Router Based Scheme for Rotary Clock Router'', Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS), August 2008, pp. 442--445.
# Baris Taskin, Andy Chiu, Jonathan Salkind, Dan Ventutolo, ''A Shift-Register Based QCA Memory Architecture'', Proceedings of the IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), October 2007, pp. 54--61.
# Prawat Nagvajara and Baris Taskin, ''Design-for-Debug: A Vital Aspect in Education'', Proceedings of the International Conference on Microelectronic Systems Education (MSE), June 2007, pp. 65--66.
#Baris Taskin and Ivan S. Kourtev, ''A Timing Optimization Method Based on Clock Skew Scheduling and Partitioning in a Parallel Computing Environment'', Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), August 2006, pp.~486--490.
# Baris Taskin, John Wood and Ivan S. Kourtev, ''Timing-Driven Physical Design for VLSI Circuits Using Resonant Rotary Clocking'', Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), August 2006, pp. 261--265.
# Baris Taskin and Bo Hong, ''Dual-Phase Line-Based QCA Memory Design'', Proceedings of the IEEE Conference on Nanotechnology (IEEE NANO), July 2006, pp. 302--305.
# Baris Taskin and Ivan S. Kourtev, ''Delay Insertion in Clock Skew Scheduling'', Proceedings of the ACM International Symposium on Physical Design (ISPD), San Francisco, CA, Apr. 2005, pp. 47--54.
# Baris Taskin and Ivan S. Kourtev, ''Performance Improvement of Edge-Triggered Sequential Circuits'', Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS), December 2004, pp. 607--610.
# Baris Taskin and Ivan S. Kourtev, ''Advanced Timing of Level-Sensitive Sequential Circuits'', Proceedings of the IEEE International Conference on Electronics, Circuits and Systems (ICECS), December 2004, pp. 603--606.
# Baris Taskin and Ivan S. Kourtev, ''Time Borrowing and Clock Skew Scheduling Effects on Multi-Phase Level-Sensitive Circuits'', Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), May 2004, Vol. 2, pp. II-617--620.
# Baris Taskin and Ivan S. Kourtev, ''Performance Optimization of Single-Phase Level-Sensitive Circuits Using Time Borrowing and Non-Zero Clock Skew'', Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), December 2002, pp. 111--117.
# Baris Taskin and Ivan S. Kourtev, ''Linear Timing Analysis of SOC Synchronous Circuits with Level-Sensitive Latches'', Proceedings of the 15th Annual IEEE International ASIC/SOC Conference, September 2002, pp. 358--362.

== Misc. ==

Vinayak Honkote

2009-08-28T03:06:51Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[[File:Vinayak.pdf]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

Vinayak Honkote

2009-08-28T02:54:02Z

Vinayak:

[[File:Vinayak_5.jpg|right|]]

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[[media:Vinayak.pdf]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

File:Vinayak 5.jpg

2009-08-28T02:50:56Z

Vinayak:

Vinayak Honkote

2009-08-28T02:12:56Z

Vinayak:

==Education==
'''Ph.D. in Electrical Engineering, 2010 (expected)''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''M.S. in Electrical Engineering, 2006 ''' 
:Drexel University, Philadelphia, Pennsylvania, USA

'''B.E. in Electronics and Communications Engineering, 2003''' 
:Bangalore Institute of Technology, Karnataka, India

==Research Interests==
* Physical Design in general including Clock Distribution Network Design, Resonant Clocking, High Frequency Circuit Design
* Low Power VLSI Circuits, Adiabatic Circuits
* Large-Scale Optimization including LP and ILP
* Nanoscale Design, Emerging Technologies including Quantum-Dot Cellular Automata (QCA)
* Post-CMOS Interconnects
* Statistical Timing

==Curriculum Vitae==
[[media:Vinayak.pdf]]

==Contact Information==
'''Address:''' 
3141 Chestnut Street 
Department of ECE 
Drexel University 
Bossone 324 
Philadelphia 
Pennsylvania 19104 

'''Phone:''' (215) 421-9149 
'''Fax:''' (215) 895-1695 
'''Email:''' [[File:vinayak_email_image.png|125px|link=Email]]

File:Vinayak email image.png

2009-08-28T02:04:35Z

Vinayak:

News/Events

2009-08-28T01:49:47Z

Vinayak:

* Jianchao and Vinayak presented their work in University Booth and Ph.D. Forum, respectively, at the ACM/IEEE Design Automation Conference in San Francisco, CA, in 2009.
<gallery>
File:dac2009_jianchao.jpg
File:dac2009_vinayak.jpg
</gallery>

* Jianchao and Vinayak participated in the SIGDA CADAthlon at ICCAD 2008 in San Jose, CA.
<gallery>
File:cadathlon080.jpg
File:cadathlon081.jpg
File:cadathlon082.jpg
</gallery>

* Accepting the ''A. Richard Newton Award'' at the ACM/IEEE Design Automation Conference in 2007.
<gallery>
File:dac2007.jpg
File:dac20071.jpg
</gallery>

* Drexel Senior Design team, also winners of the CE award, presented at the University Booth at the ACM/IEEE Design Automation Conference in San Diego, CA, in 2007.
<gallery>
File:senior07.jpg
File:senior071.jpg
File:senior072.jpg
</gallery>

File:Dac2009 vinayak.jpg

2009-08-28T01:43:00Z

Vinayak:

File:Dac2009 jianchao.jpg

2009-08-28T01:42:24Z

Vinayak: