# Jianchao Lu 

PhD Candidate<br>Department of Electrical and Computer Engineering<br>Drexel University, 3141 Chestnut Street<br>Philadelphia, PA 19104-2875

Phone: 215-301-8795
Fax: 215-895-1695
E-mail: j1597@drexel.edu
Url: http://vlsi.ece.drexel.edu
RESEARCH

INTERESTS $\quad$| Electronic Design Automation (EDA) of Clock Network Synthesis including Clock Tree/Mesh |
| :--- |
|  |
|  |
| Synthesis and Resonant Clocking; Static Timing Analysis; Power and Timing Optimization; VLSI |
| Physical Design in General including Floorplan, Placement and Routing; Parallel Computing. |

## Publications Journals

[J3] J. Lu, Y. Teng and B. Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", submitted to IEEE Transactions on Very Large Scale Integration (TVLSI) Systems (Under review, first revision).
[J2] J. Lu and B. Taskin, "Clock Buffer Polarity Assignment with Skew Tuning", submitted to ACM Transactions on Design Automation of Electronic Systems (TODAES) (Under review, first revision).
[J1] J. Lu and B. Taskin, "Post-CTS Delay Insertion", Journal of VLSI Design, Article 451809, vol. 2010, February 2010.

## Conferences

[C10] J. Lu, X. Mao, and B. Taskin, "Timing Slack Aware Incremental Register Placement with Nonuniform Grid Generation for Clock Mesh Synthesis", to appear in the Proceedings of the ACM International Symposium on Physical Design (ISPD), March 2011.
[C9] J. Lu, Y. Aksehir and B. Taskin, "Register On MEsh (ROME): A Novel Approach for Clock Mesh Network Synthesis", to appear in the Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), May 2011.
[C8] J. Lu and B. Taskin, "Reconfigurable Clock Polarity Assignment for Peak Current Reduction of Clock-gated Circuits", to appear in the Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), May 2011.
[C7] J. Lu, V. Honkote, X. Chen, and B. Taskin, "Steiner Tree Based Rotary Clock Routing with Bounded Skew and Capacitive Load Balancing", to appear in the Proceedings of the Design, Automation and Test in Europe (DATE), March 2011.
[C6] V. Honkote, A. More, Y. Teng, J. Lu and B. Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the Proceedings of the International Conference on VLSI Design (VLSID), January 2011.
[C5] J. Lu and B. Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2010.
[C4] J. Lu and B. Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED), March 2010.
[C3] J. Lu and B. Taskin, "Incremental Register Placement for Low Power CTS", Proceedings of the IEEE International SoC Design Conference (ISOCC), November 2009.
[C2] J. Lu and B. Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), August 2009.
[C1] B. Taskin and J. Lu, "Post-CTS Delay Insertion to Fix Timing Violations", Proceedings of the IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), August 2008.

PROFESSIONAL $\diamond$ Student coordinator for ACM Special Interest Group on Design Automation (SIGDA) University Activities Booth at Design Automation Conference (DAC) 2009.
$\diamond$ Participated in SIGDA/DAC University Booth 2010 and 2009.
$\diamond$ Participated in ACM/SIGDA CADathlon programming contest at International Conference on Computer-Aided Design (ICCAD) 2009 and 2008.
$\diamond$ Reviewed papers for IEEE International Conference on VLSI Design (VLSID), 2010; IEEE Midwest Symposium on Circuits and Systems (MWSCAS), 2010.

Skills $\diamond \mathrm{C}++/ \mathrm{C}$ (Proficient), Perl (Proficient), Shell Scripting, Tcl, Java
$\diamond$ Cadence - Virtuoso Suite, Spectre, Calibre
Mentor - HDL Designer, Modelsim
Synopsys - Design Compiler, IC Compiler, Astro, StarRCXT, PrimeTime, Nanosim, HSPICE
Xilinx - Spartan 3, Virtex 5
$\diamond$ VHDL, Verilog HDL
$\diamond$ Matlab, CPLEX, GLPK, LPSolve
$\diamond$ Unix, Linux, VxWorks, Mac OS, Windows, DOS

Graduate $\diamond$ EDA for VLSI circuits, Deep Sub-Micron IC Design, VLSI Design, VLSI Array Processors, Data Course- Structure and Algorithms, Approximation Algorithms, Computer Architecture, Parallel Computer WORK Architecture.

