3141 Chestnut St Drexel University – ECE Dept Philadelphia, PA 19104 **a** +1 267 439 5485 ⊠ le.filippini@gmail.com 🕆 linkedin.com/in/leofilippini

# Leo Filippini

Summary I am a PhD student focusing on low-power VLSI systems, with a strong background in analog IC design and layout in deep-submicron CMOS. I have cleanroom and tapeout experience and a sound understanding of transistor level design and device physics.

#### Education

2013-present **PhD candidate**, *Drexel University*, Philadelphia (PA), 3.92/4.

My research is focused on low-power methodologies for VLSI circuits. I am currently investigating novel implementations of charge-recycling and adiabatic logic systems.

2010-2013 **Master Degree**, *University of Brescia*, Brescia (Italy), *summa cum laude*.

Electronics Engineering

2006–2010 **Bachelor Degree**, *University of Brescia*, Brescia (Italy), 91/110.

**Information Engineering** 

### Experience

2013 **Intern**, *Imec*, Heverlee (Belgium).

For my Master's thesis I spent six months designing an integrated transimpedance amplifier for capacitive micromachined ultrasonic transducers (CMUT). Detailed achievements:

- Implementation of the transducer model in Cadence
- Noise analysis
- Design of a topology new to the application
- Tape-out in CMOS 180nm

2010 **Intern**, *University of Brescia – Physics Department*, Brescia (Italy).

For four months I worked on my Bachelor's thesis: Synthesis and Integration of Quantum Dot Semiconductors in Third Generation Excitonic Solar Cells. Along with my supervisors, we chemically synthesized different types of quantum-dots and built many solar cells. I, in particular, took care of the substrate deposition and characterization, of the construction of the cells, and of their optical and electrical characterization.

## Computer skills

EDA Virtuoso, Custom Designer, ADS, Encounter, DC, ICC

Languages Matlab, Python, Mathematica, Languages Matlab, Python, Mathematica, Languages, Matlab, Mathematica, Mathemat Objective-C, Bash

## Languages

Italian Native

English TOEFL iBT: 107/120

#### ■ Publications & Awards

- 2014 Can Sitik, Leo Flippini, Emre Salman, and Baris Taskin, "High Performance Low Swing Clock Tree Synthesis with Custom D Flip-Flop Design", ISVLSI 2014
- 2014 Can Sitik, Sungjun Yoon, Leo Flippini, Emre Salman, and Baris Taskin, "FinFET-Based Low Swing Clocking", JETC 2014
- 2011 Winner of European Lifelong Learning Program scholarship