

# A. Can Sitik

Ph.D. Candidate  
Department of Electrical and Computer Engineering  
Drexel University, Bossone 324, 3141 Chestnut Street  
Philadelphia, PA 19104-2875

Phone: 215-356-4635  
E-mail: [as3577@drexel.edu](mailto:as3577@drexel.edu)  
Url: [vlsi.ece.drexel.edu](http://vlsi.ece.drexel.edu)

RESEARCH INTERESTS Design and Automation of High Performance/Low-Power Clock Distribution Networks, Clock Tree/Mesh Synthesis, VLSI Physical Design.

EDUCATION ◇ **Ph.D., Computer Engineering**, (September 2011 – current).  
Drexel University, Philadelphia, PA.  
Topic: Design and Automation of Low-Power Clock Distribution Networks  
◇ **B.S., Electrical and Electronics Engineering**, GPA: 3.64 (with High Honors), (July 2011).  
METU, Ankara, Turkey.  
Concentration: Electronics/Computer Hardware

PROFESSIONAL EXPERIENCE ◇ **Research Assistant**, (September 2011 – current)  
VLSI Laboratory, Department of Electrical and Computer Engineering  
Drexel University, Philadelphia, PA, USA

- Electronic Design Automation (EDA) for VLSI Physical Design
- Low-Swing Clock Trees
- Clock Mesh Design for Multi-Voltage SoCs
- Multi-Corner/Multi-Mode Clocking for DVS

◇ **Teaching Assistant**, (September 2011 – current)  
Department of Electrical and Computer Engineering & College of Engineering  
Drexel University, Philadelphia, PA, USA

- ECEE 421, Advanced Electronics (Fall 2011)
- ECEC 304, Design with Microcontrollers (Winter 2012–2013, Summer 2012)
- ENGR 231, Linear Engineering Systems (Fall 2012, Spring 2012)
- ECEC 302, Digital Systems Projects (Spring 2013)

◇ **Undergraduate Research Assistant**, (September 2010 – June 2011)  
DSP Laboratory, Department of Electrical and Electronics Engineering  
METU, Ankara, Turkey

- Embedded Software Development for efficient implementation of DSP algorithms
- Embedded C Coding for TI's TMS3206747 DSP

◇ **Internship - Research and Development Engineering** , (June 2010 – July 2010)  
ASELSAN Inc , Ankara, Turkey (Leading Defense Industry Company)

- Designed an embedded system and interface to be used in infrared night vision systems for target detection.
- Participated in the field tests and performance analysis of infrared cameras.

SELECTED PROJECTS ◇ **Clock Tree/Mesh Synthesis, Drexel University**

- Multi-Voltage Domain Clock Mesh Design & Synthesis
- Variation-Aware Clock Network Design
- Multi-Mode-Aware Skew Minimization for DVS Clock Domains

- ◇ **Automation of Low Swing Clocking, Drexel University**
  - Skew-Bounded Voltage Scaling for Clock Buffers
  - Voltage-Independent Clock Buffer Modeling
  - Low-Swing Clock & Full-Swing Data DFF Design
- ◇ **Defrauder & Confuser Algorithm for Submarines, METU**
  - A smart algorithm that shuffles SONAR signals in order to cause false detection on the opposing submarines, funded by the Scientific and Technological Research Council of Turkey (NSF equivalent).
  - Implemented DSP algorithms on both TI's TMS320 processor with C, and a PC with C++.
- ◇ **Smart Self-Parking Truck & Trailer System, Senior Design, METU**
  - A smart truck that can park forward or backward considering its passive trailer, into predefined slots on a platform.
  - Designed and implemented a parking algorithm ( $\approx 2,000$  lines of C code).
  - Designed the peripheral circuitry to interface the microcontroller unit to the sensors and motors.

RELEVANT GRADUATE COURSEWORK ◇ Custom VLSI Design, VLSI Design Automation I & II, EDA for VLSI I & II, Deep Sub-Micron (DSM) IC Design, Data Structures and Algorithms I & II, Programming Tools and Environments, Applied Mathematical Programming, High Performance Computer Architecture, Parallel Computer Architecture.

PUBLICATIONS ◇ Can Sitik, Prawat Nagvajara and Baris Taskin, *A Microcontroller-Based Embedded System Design Course with PSoC3*, Proceedings of the IEEE International Conference on Microelectronics System Education (MSE), June 2013.

◇ Can Sitik and Baris Taskin, *Multi-Corner Multi-Voltage Domain Clock Mesh Design*, to appear in the Proceedings of the ACM Great Lakes Symposium of VLSI (GLSVLSI), May 2013.

◇ Can Sitik and Baris Taskin, *Skew-Bounded Low Swing Clock Tree Optimization*, to appear in the Proceedings of the ACM Great Lakes Symposium (GLSVLSI), May 2013. (**Best Paper Nominee**)

◇ Can Sitik and Baris Taskin, *Implementation of Domain-Specific Clock Meshes for Multi-Voltage SoCs with IC Compiler*, Proceedings of the Synopsys User Group (SNUG) Conference Silicon Valley, March 2013.

◇ Can Sitik and Baris Taskin, *Multi-Voltage Domain Clock Mesh Design*, Proceedings of the IEEE International Conference on Computer Design (ICCD), October 2012, pp. 201–206.

SKILLS ◇ C, C++, Basic Java, Python, Tcl, Awk

◇ Cadence – Virtuoso Suite, Spectre, PSpice

◇ Synopsys – Design Compiler, IC Compiler, StarRC, CustomSim, XA, HSpice

◇ gem5, Matlab, AMPL, LTSpice, Multisim, KeyCAD

◇ L<sup>A</sup>T<sub>E</sub>X, vi, Office Suites

◇ Unix, Linux, Windows, DOS

ACADEMIC HONORS AND AWARDS ◇ Best Paper Nomination at ACM International Great Lakes Symposium on VLSI (GLSVLSI) 2013 held in Paris, France.

◇ George Hill, Jr. Fellow, Drexel University, 2012 – 2013.

◇ METU Development Foundation Scholarship, METU, 2007 – 2011.

◇ General Directorate of Higher Education Scholarship, Turkey, 2007 – 2011.

◇ Dean's List, Faculty of Engineering, METU, 2007 – 2011.

- REFERENCES
- ◇ **Dr. Baris Taskin**  
Associate Professor, Department of Electrical and Computer Engineering  
Drexel University, Philadelphia, PA  
E-mail: [taskin@coe.drexel.edu](mailto:taskin@coe.drexel.edu)
  - ◇ **Dr. Prawat Nagvajara**  
Associate Professor, Department of Electrical and Computer Engineering  
Drexel University, Philadelphia, PA  
E-mail: [nagvajara@ece.drexel.edu](mailto:nagvajara@ece.drexel.edu)