Karthik Sangaiah

Ph.D. Candidate
Department of Electrical and Computer Engineering
Drexel University, 3141 Chestnut Street, Bossone 405,
Philadelphia, PA 19104-2875

RESEARCH Computer Engineering, Computer Architecture, Hardware-Software Co-Design, High Performance Computing, and Heterogeneous Architectures.

Phone: 919-360-9112

E-mail: ks499@drexel.edu

Url: vlsi.ece.drexel.edu

EDUCATION \diamond **Ph.D., Computer Engineering**, September 2013 – (Expected Graduation) August 2020.

NSF GRFP Research Fellow, August 2014 - August 2017

Drexel University, Philadelphia, PA.

Topic: Modeling and Simulation of CMPs and Heterogeneous Architectures

 M.S., Computer Engineering, GPA: 3.95, June 2012. Drexel University, Philadelphia, PA.

♦ B.S., Electrical and Electronics Engineering, GPA: 3.95, summa cum laude, June 2012. Drexel University, Philadelphia, PA.

PROFESSIONAL & NSF GRFP Research Fellow & Research Assistant, (Sept. 2013 – Current)

EXPERIENCE VLSI and Architecture Laboratory, Department of Electrical and Computer Engineering Drexel University, Philadelphia, PA, USA

- Developed modeling and simulation techniques for many-core CMPs
- Designed an opportunistic computing architecture with on-chip in-network processing
- Built a statistical regression framework for rapid design space exploration of the CMP uncore
- Published work in premier venues including: IEEE HPCA'20, ACM TACO'18, IEEE/ACM ICCAD'15
- ♦ **Research Internship**, (June. 2015 Dec. 2015)

ARM Research

Cambridge, UK

- Investigated trace-driven simulation techniques to model ARM-based HPC CMPs
- Analyzed HPC thread behavior at scale with C++/Python gem5-based simulation tool
- Designed visualization tool to enable coarse-grained analysis of HPC thread behavior
- ♦ Teaching Assistant, (Sept. 2013 current)

Department of Electrical and Computer Engineering & College of Engineering Drexel University, Philadelphia, PA, USA

- Computer Organization & Architecture
- Advanced Programming for Engineers
- VLSI Digital Systems Projects
- ♦ Combat Systems Engineer, (July 2012 Sept. 2013)

Lockheed Martin MST

Moorestown, NJ

♦ **R&D** and Information Assurance (IA) Co-op, (March 2011 - Sept. 2011)

Lockheed Martin MST

Moorestown, NJ

♦ Computing and Network Infrastructure (CNI) Co-op, (Sept. 2008 - Sept. 2010)

Lockheed Martin MST

Moorestown, NJ

- SKILLS & Architecture modeling tools: gem5, Sniper, zsim, McPAT, Orion, DSENT
 - ♦ arm/x86 Assembly, C, C++, VHDL, Perl, Python, Basic Java, R
 - ♦ Pthread, OpenMP, Cilk+, CUDA
 - ♦ ModelSim, Xilinx ISE, EDK, System Generator, Matlab, WireShark
 - ♦ LATEX, vi, Office Suites
 - ♦ Linux, Unix, Windows

SELECTED \diamond **SnackNoC: Opportunistic Processing in the Communication Layer**

PROJECTS

- Designed a dataflow-style platform for opportunistic computing within the communication layer
- Created an ISA that leverages the traditional resources and topology of an NoC
- Developed a cycle-accurate simulator in C++/Python
- Modeled heterogeneous platforms of SnackNoC embedded in traditional HPC many-core CMPs
- Publication in IEEE HPCA'20

SynchroTrace: Synchronization-Aware Traces for Simulation of Many-Core CMP Platforms

- Developed a fast and accurate trace-based simulator in C++/Python to model NoC-based CMPs
- Extracted architecture-agnostic event traces to represent multi-threaded applications
- Modeled ARM-based HPC many-core platforms
- Investigated Static and Dynamic Thread Mapping based on application communication characterization
- Developed a statistical regression framework to rapidly characterize the design space of the uncore
- Publications in ACM TACO'18, IEEE/ACM ICCAD'15, IEEE ISPASS'15

♦ Master's Thesis on Variable Fractional Delay (VFD) Filters on Reconfigurable Hardware

- Designed order-scalable and modular FIR filters
- Developed hardware and software-based Lagrange coefficient computational unit
- Tested and verified on Xilinx Virtex-6 and Spartan-6 FPGAs
- Publication in IEEE MWSCAS'12

Evaluation of an Accelerator Architecture for Speckle Reducing Anisotropic Diffusion (SRAD)

- Accelerator proof-of-concept for SRAD medical imaging algorithm
- Evaluated performance of developed SRAD accelerator against a GPU and a multi-threaded CPU
- Publication in ACM CASES'11

Statistical Power Analysis for Estimating GPU Power Consumption via Machine Learning

- Online model-learning of power utilization of GPU functional units to estimate power in real-time
- Empirical data generated by GPGPU benchmarks and GPU intensive applications

PUBLICATIONS & K. Sangaiah, M. Lui, R. Kuttappa, B. Taskin, and M. Hempstead, "SnackNoC: Processing in the Communication Layer", *Proceedings of IEEE International Symposium on High-Performance Computer Architecture (HPCA)*, Feb. 2020.

- ♦ A. Hankin, T. Shapira, K. Sangaiah, M. Lui, M. Hempstead, "Evaluation of Non-Volatile Memory based Last Level Cache given Modern Use Case Behavior", *Proceedings of IEEE International* Symposium on Workload Characterization (IISWC), Nov. 2019.
- M. Lui, K. Sangaiah, M. Hempstead, B. Taskin, "Towards Cross-Framework Workload Analysis via Flexible Event-Driven Interfaces", Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2018.
- K. Sangaiah, M. Lui, R. Jagtap, S. Diestelhorst, S. Nilakantan, A. More, B. Taskin, M. Hempstead,
 "SynchroTrace: Synchronization-aware Architecture-agnostic Traces for Light-Weight Multicore
 Simulation of CMP and HPC Workload", ACM Transactions on Architecture and Code Optimization (TACO), Volume 15, Issue 1, April 2018.

- ⋄ K. Sangaiah, B. Taskin, M. Hempstead, "Fast Multicore Simulation and Performance Analysis of HPC Applications with SynchroTrace", Boston Area Architecture Workshop (BARC), 29 Jan. 2016.
- ♦ K. Sangaiah, M. Hempstead, B. Taskin, "Uncore RPD: Rapid Design Space Exploration of the Uncore via Regression Modeling", Proceedings of IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 7-10 Nov. 2015.
- ♦ S. Nilakantan, K. Sangaiah, A. More, G. Salvador, B. Taskin, M. Hempstead, "SynchroTrace: Synchronization-aware Architecture-agnostic Traces for Light-Weight Multi-core Simulation", Proceedings of IEEE International Symposium on Performance Analysis of Systems and Software (IS-PASS), 29-31 March 2015.
- K. Sangaiah and P. Nagvajara, "Variable fractional digital delay filter on reconfigurable hardware", Proceedings of IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS), 5-8 August 2012, pages 430-433.
- S. Nilakantan, S. Annangi, N. Gulati, K. Sangaiah, M. Hempstead, "Evaluation of an accelerator architecture for Speckle Reducing Anisotropic Diffusion", Proceedings of ACM International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES), 9-14 Oct. 2011, pp.185-194.

ACADEMIC

NSF Graduate Research Fellowship Program Recipient, 2014.

HONORS AND

- Development of an Exascale Computing Co-Design Platform
- AWARDS \diamond Drexel IEEE Graduate Forum, President, Fall 2016 Fall 2017. - IEEE Member (Member ID: 91247095), Winter 2011 - Present
 - ♦ Weggle Family Fellowship Awardee, Drexel University, 2017 2018.
 - ♦ George Hill, Jr. Fellow, Drexel University, 2013 2014, 2014 2015.
 - ♦ Drexel Fellowships Ambassador, Fall 2015 Present.
 - Graduated Summa Cum Laude from the Department of Electrical and Computer Engineering, Drexel University, 2012.
 - ♦ Tau Beta Pi Scholar, Spring 2011.
 - ♦ Dean's List, Drexel University, 2007 2012.
 - ♦ Eta Kappa Nu Vice President, Spring 2011 Spring 2012.
 - ♦ Tau Beta Pi Vice President, Fall 2010 Fall 2011.

GRADUATE **COURSEWORK**

RELEVANT

Network-on-a-Chip (NoC), High Performance Computer Architecture, Parallel Computer Architecture, VLSI Design with FPGAs, Data Structures and Algorithms, Advanced Programming Techniques, Embedded Systems, Performance Analysis of Computer Networking, CMOS VLSI Circuit and Systems Design, Fundamentals of Systems I & II.

REFERENCES \diamond Dr. Baris Taskin

Professor, Department of Electrical and Computer Engineering Drexel University, Philadelphia, PA

E-mail: taskin@coe.drexel.edu

⋄ Dr. Mark Hempstead

Associate Professor, Department of Electrical and Computer Engineering Tufts University, Medford, MA

E-mail: mark@ece.tufts.edu

⋄ Dr. Stephan Diestelhorst

System Architect

Xilinx, Cambridge, England, United Kingdom

E-mail: stephan.diestelhorst@gmail.com