## Ragh Kuttappa

Department of Electrical and Computer Engineering Drexel University, Bossone 405, 3141 Chestnut Street Philadelphia, PA 19104-2875		Phone: (415)-439-9584 E-mail: ragh@drexel.edu url: vlsi.ece.drexel.edu	
Education	<b>Ph.D., Electrical Engineering</b> , GPA: 3.95 Drexel University, Philadelphia, PA.	(expected graduation 2019)	
	M.S., Electrical and Computer Engineering, GPA: San Francisco State University, San Francisco, CA.	3.8 August 2015	
	<b>B.E., Electronics and Communication</b> , GPA:3.5 Visvesvaraya Technological University, Karnataka, India.	July 2012	
Professional Experience	<b>Ph.D. Candidate,</b> VLSI and Architecture Laboratory, Drexel University Advisor: Dr. Baris Taskin	September 2015 - present	
	<ul> <li>Design of transistor level and gate level low power circuits using cadence suite.</li> <li>Implementation of Verilog-A models for emerging optoelectronic components for CMOS integration.</li> </ul>		
	• Development of backend automation flow using Cae	dence EDI,	
	<ul><li>-Custom design for resonant rotary clocks.</li><li>Custom methodology for frequency division of resonant clocks, ranging for MHz to GHz.</li></ul>		
	<ul> <li>Physical digital design and optimization of resonant and PLL-based designs.</li> <li>-Floorplan, Placement, Clock tree Synthesis and Routing of resonant-based circuits.</li> </ul>		
	Ph.D. Intern, Samsung Austin Research Center 2017	(SARC) April 2017 - Sept.	
	CAD Internship		
	<ul> <li>Standard cell characterization and timing correlation</li> <li>Signoff for latest CPU, RTL to GDS.</li> <li>Metal stack evaluation for lower process nodes.</li> </ul>	on.	
	-		
	Masters Student, Nano-electronics and Computing Research Laboratory, Sa Advisor: Dr. Hamid Mahmoodi		
	<ul> <li>Reliability Analysis of Spin Transfer Torque (STT)</li> <li>Low power design methodologies for reconfigurable (LUT).</li> </ul>		
	<ul> <li>Developed circuit architectures for reconfigurable S</li> <li>Thesis: Circuit Reliability Analysis under Variation</li> </ul>		
Publications	• Ragh Kuttappa and Baris Taskin, "Low Frequency cillators", in <i>Proceedings of the IEEE International Systems (ISCAS)</i> , May 2018.	· ·	
	• Ragh Kuttappa, Baris Taskin, Lunal Khuon and Ba Capacitor Threshold Logic Gates" <i>IEEE Transact</i>		

Capacitor Threshold Logic Gates", *IEEE Transactions on Very Large Scale In*tegration (VLSI) Systems (TVLSI) - in review.

	<ul> <li>Ragh Kuttappa, Leo Filippini, Scott Lerner and Baris Taskin, "Stability of Rotary Traveling Wave Oscillators under Process Variations and NBTI", in Pro- ceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), May 2017.</li> <li>Ragh Kuttappa, Lunal Khuon, Bahram Nabet and Baris Taskin, "Reconfigurable Threshold Logic Gates using Optoelectronic Capacitors", in Proceedings of the Design, Automation and Test in Europe (DATE), March 2017.</li> <li>Ragh Kuttappa, Houman Homayoun, Hassan Salmani and Hamid Mahmoodi, "Comparative Analysis of Robustness of Spin Transfer Torque based Look Up Tables under Process Variations", in Proceedings of the IEEE International Sym- posium on Circuits and Systems (ISCAS), May 2016.</li> <li>Ragh Kuttappa, Houman Homayoun, Hassan Salmani and Hamid Mahmoodi, "Reliability Analysis of Spin Transfer Torque based Look up Tables under Pro- cess Variations and NBTI Aging", Elsevier Microelectronics Reliability Journal, March 2016.</li> </ul>
Graduate Level Coursework	CMOS VLSI Design, Custom VLSI Design I/II, Advanced VLSI Design, Advanced Dig- ital Design, Nano-Scale Circuits and Systems, Advanced Microprocessor Architecture, Parallel Computer Architecture.
Graduate Level Projects	<ul> <li>Custom VLSI Design I: Design of 64x32 bit SRAM</li> <li>Design of full custom 64x32 bit SRAM schematic, layout, DRC, LVS and StarRc.</li> <li>Optimizing the design for speed, area, stability, dynamic and static power consumption.</li> <li>Optimized the circuit by smart controller logic design resulting in 1.8GHz clock frequency and 23% area reduction.</li> <li>Custom VLSI Design II: On-chip two level power distribution network in IBM 180 nm technology</li> <li>Design of power distribution network while analyzing noise sources and techniques for noise reduction.</li> <li>Implementation of a two-level interdigitated grid topology and analysis of Power Distribution Noise with Switched Decoupling Capacitors.</li> <li>Power gating implemented and effect on noise in different local grids are studied.</li> <li>IC Design using Synopsys Tools</li> <li>Defined core, placement row structure and inserted filler pad cells and macros and analyzed congestion, timing, power and IR drop using Power Network Analysis.</li> <li>Generated and analyzed clock tree skew and timing reports to determine CTS QoR using Synopsys and optimized the design for better area and performed</li> </ul>
	<ul> <li>routing the clock nets.</li> <li>Analyzed the design for timing, logical and physical DRC and LVS violations and reduced critical areas by wire spreading.</li> <li>Designed an IC and performed floor planning, placement, CTS, routing and chip finishing and streamed out GDSII data.</li> <li>Static Timing Analysis of ORCA using Synopsys Prime Time <ul> <li>Analyzed a timing report from input and output ports for setup and hold and generated summary reports for the violations in ORCA.</li> </ul> </li> </ul>

	• Created a setup file for PrimeTime that includes aliases and useful TCL procedures.	
	• Debugged hold violation using SPEF parasitics.	
<ul> <li>Digital Design: Design of full search motion estimator used in Low power H.264 Video Compression Architectures</li> <li>The aim of this project is to find motion vectors between two successive motion frames by motion estimation.</li> </ul>		
	• Bottom-up design approach is followed and each module is tested before top level integration with memory modules resulting in stable efficient design.	
	• Verilog RTL design, simulation, synthesis and timing analysis.	
Skills	• Synopsys - Custom Designer, Design Compiler, IC Compiler I/II, PrimeTime Cadence - Virtuoso Suite, Encounter, RTL Compiler	
	• C, C++, Perl, TCL, SKILL, Verilog, VHDL, $L^{AT}EX$	
Teaching Assistant Coursework	<ul> <li>Computational Lab I/II, F'15 - W'16, F'17 - W'18 Freshman Level Class</li> <li>Analog Electronics Lab, F'15, Junior Level Class</li> <li>Micro-controller Design, W'16 - S'16, Winter 2018 Junior Level Class</li> <li>Digital Logic Design, S'16, F'16, Sophomore Level Class</li> <li>Digital Design Projects, S'16, Junior Level Class</li> <li>ASIC Design I/II, F'16 - W'17, Graduate Level Class</li> <li>Custom VLSI Design I, W'18, Graduate Level Class</li> </ul>	
References	<ul> <li>Dr. Baris Taskin Professor, Department of Electrical and Computer Engineering Drexel University, Philadelphia, PA </li> <li>Dr. Ioannis Savidis Assistant Professor, Department of Electrical and Computer Engineering Drexel University, Philadelphia, PA </li> <li>Dr. Hamid Mahmoodi Professor, Department of Computer Engineering San Francisco State University, Philadelphia, PA </li> </ul>	