Tutorials:SynchroTrace Sigil 2015 - Revision history

Mdl45 at 15:27, 26 August 2016

2016-08-26T15:27:44Z

← Older revision		Revision as of 11:27, 26 August 2016
Line 2:		Line 2:

	[[Tutorials:SynchroTrace Sigil ICCD 2015]]		[[Tutorials:SynchroTrace Sigil ICCD 2015]]

	[[Tutorials:SynchroTrace Sigil IISWC 2015]]		[[Tutorials:SynchroTrace Sigil IISWC 2015]]

Mdl45 at 15:27, 26 August 2016

2016-08-26T15:27:35Z

← Older revision	Revision as of 11:27, 26 August 2016
Line 1:	Line 1:
		Content moved to:

		[[Tutorials:SynchroTrace Sigil ICCD 2015]]
		[[Tutorials:SynchroTrace Sigil IISWC 2015]]

Mdl45: delete page

2016-08-26T15:24:31Z

delete page

← Older revision		Revision as of 11:24, 26 August 2016
Line 1:		Line 1:
	~~= IEEE International Symposium on Workload Characterization (IISWC), 2015 =~~
	~~'''October 4, 1:30-5:00 PM, Atlanta, Georgia, USA'''~~


	~~==Sigil and SynchroTrace: Communication-Aware Workload Profiling and Memory-NoC Simulation==~~

	~~===Organizers===~~
	~~Dr. Mark Hempstead, ''Tufts University''~~

	~~Dr. Baris Taskin, ''Drexel University''~~

	~~Dr. Siddharth Nilakantan, ''Nvidia''~~

	~~Michael Lui, ''Drexel University''~~

	~~===Topic Outline===~~

	In this tutorial, we discuss Sigil; a workload profiling toolset that allows architects to explore and investigate sources of performance bottlenecks in current and future systems. Sigil captures platform-independent behavior from workloads which can be used to assist HW/SW partitioning problems and to assist trace-based simulation of multi-threaded workloads on CMPs. This tutorial also presents SynchroTrace, a simulation framework built on top of Sigil to perform trace-based simulation.

	~~===Synopsis===~~

	Current architectures trend towards more cores, including ASIC IPs, general purpose CPUs, and GPUs. Understanding how these cores communicate and interact with each other will be ''critical'' to extracting the most performance and efficiency out of future architectures. To enable this understanding, a set of tools are required to extract information on how cores communicate. Our proposed solutions are [http://dpac.ece.drexel.edu/current-research-projects/sigil/ Sigil], a tool to capture platform-independent communication, and [[SynchroTrace]], a framework which extends Sigil and adds mechanisms to enable simulation of future systems.

	In this tutorial we discuss the implementation of our tools to promote confidence in the utility of our tools and we also demonstrate the running of the tools to inform the community of their reliability and applicability.

	The [http://dpac.ece.drexel.edu/current-research-projects/sigil/ Sigil] tool is written to capture and classify computation operations, communication edges between functions/threads, and intercept synchronization operations in threads; Sigil data give insight into the true costs that exist within a workload. This enables data-driven design decisions and analysis in designing future systems. We discuss how a Shadow memory implementation of Sigil can capture platform-independent data and also briefly discuss how the data can be applied to perform HW/SW partitioning.

	The [[SynchroTrace]] simulation framework utilizes Sigil's platform-independent traces to quickly explore a design space. Synchronization aware traces and replay of those traces, instead of single-threaded deterministic traces, enables accurate simulation of communication bound architectures. With the addition of fast trace-driven simulation, SynchroTrace quickly iterates over a large design space and assists with design decisions such as NoC design and memory models. We discuss the intercept mechanism by which the Sigil tool is able to capture synchronization constructs. We will also discuss and demonstrate SynchroTrace's trace capture and simulation mechanisms in detail.

	~~===Agenda===~~


	~~# Overview and welcome~~
	~~# Sigil; a Communication-aware workload profiling tool (''45 minutes'')~~
	~~## Capture implementation~~
	~~## Running Sigil~~
	~~## HW/SW partitioning process~~
	~~## Example on running post-processing~~
	~~# SynchroTrace (''45 minutes'')~~
	~~## Capturing synchronization in multi-threading~~
	~~## Sigil's intercept mechanism~~
	~~## Sigil's Trace format~~
	~~## Generating traces~~
	~~## SynchroTrace Replay~~
	~~## Replaying traces~~
	~~## Results from paper: Speedy, yet accurate simulation~~
	~~# Guest Speaker (''45 minutes'')~~
	~~# Hands-on Sigil~~
	~~## Downloading and installing Sigil~~
	~~## Running Sigil and interpreting output~~
	~~## Running post-processing and parsing~~
	~~# Hands-on SynchroTrace~~
	~~## Downloading and installing SynchroTrace~~
	~~## Running Sigil and interpreting trace generation~~
	~~## Running Replay and understanding Replay output~~

	~~===Related Media and Links===~~
	~~[[media:IISWC flyer.pdf\|Tutorial Flyer]]~~

	~~[https://github.com/dpac-vlsi SynchroTrace and Sigil Download]~~

	~~[[media:Synchrotrace_tutorial.pdf\|SynchroTrace Tutorial Presentation]]~~

	~~[[media:Sigil_Tutorial_Slides_ICCD2015.pdf‎\|Sigil Tutorial Presentation]]~~

Vasil at 17:59, 29 October 2015

2015-10-29T17:59:49Z

← Older revision		Revision as of 13:59, 29 October 2015
Line 59:		Line 59:

	[https://github.com/dpac-vlsi SynchroTrace and Sigil Download]		[https://github.com/dpac-vlsi SynchroTrace and Sigil Download]
	~~Synchrotrace_tutorial.pdf~~
	[[media:Synchrotrace_tutorial.pdf\|SynchroTrace Tutorial Presentation]]		[[media:Synchrotrace_tutorial.pdf\|SynchroTrace Tutorial Presentation]]

	[[media:Sigil_Tutorial_Slides_ICCD2015.pdf‎\|Sigil Tutorial Presentation]]		[[media:Sigil_Tutorial_Slides_ICCD2015.pdf‎\|Sigil Tutorial Presentation]]

Vasil at 17:59, 29 October 2015

2015-10-29T17:59:30Z

← Older revision		Revision as of 13:59, 29 October 2015
Line 59:		Line 59:

	[https://github.com/dpac-vlsi SynchroTrace and Sigil Download]		[https://github.com/dpac-vlsi SynchroTrace and Sigil Download]
			Synchrotrace_tutorial.pdf
			[[media:Synchrotrace_tutorial.pdf\|SynchroTrace Tutorial Presentation]]
	[[media:Sigil_Tutorial_Slides_ICCD2015.pdf‎\|Sigil Tutorial Presentation]]		[[media:Sigil_Tutorial_Slides_ICCD2015.pdf‎\|Sigil Tutorial Presentation]]

Mdl45 at 17:51, 29 October 2015

2015-10-29T17:51:30Z

← Older revision		Revision as of 13:51, 29 October 2015
Line 59:		Line 59:

	[https://github.com/dpac-vlsi SynchroTrace and Sigil Download]		[https://github.com/dpac-vlsi SynchroTrace and Sigil Download]

			[[media:Sigil_Tutorial_Slides_ICCD2015.pdf‎\|Sigil Tutorial Presentation]]

Mdl45 at 13:17, 12 August 2015

2015-08-12T13:17:50Z

← Older revision		Revision as of 09:17, 12 August 2015
Line 54:		Line 54:
	## Running Sigil and interpreting trace generation		## Running Sigil and interpreting trace generation
	## Running Replay and understanding Replay output		## Running Replay and understanding Replay output
	~~# Coffee Break~~

	===Related Media and Links===		===Related Media and Links===

Mdl45 at 13:17, 12 August 2015

2015-08-12T13:17:21Z

← Older revision		Revision as of 09:17, 12 August 2015
Line 46:		Line 46:
	## Results from paper: Speedy, yet accurate simulation		## Results from paper: Speedy, yet accurate simulation
	# Guest Speaker (''45 minutes'')		# Guest Speaker (''45 minutes'')
	~~# Coffee Break~~
	# Hands-on Sigil		# Hands-on Sigil
	## Downloading and installing Sigil		## Downloading and installing Sigil
Line 55:		Line 54:
	## Running Sigil and interpreting trace generation		## Running Sigil and interpreting trace generation
	## Running Replay and understanding Replay output		## Running Replay and understanding Replay output
			# Coffee Break

	===Related Media and Links===		===Related Media and Links===

Mdl45 at 13:14, 12 August 2015

2015-08-12T13:14:33Z

← Older revision		Revision as of 09:14, 12 August 2015
Line 1:		Line 1:
	= IEEE International Symposium on Workload Characterization (IISWC), 2015 =		= IEEE International Symposium on Workload Characterization (IISWC), 2015 =
	'''October 4-6, Atlanta, Georgia, USA'''		'''October 4, 1:30-5:00 PM, Atlanta, Georgia, USA'''


Line 45:		Line 45:
	## Replaying traces		## Replaying traces
	## Results from paper: Speedy, yet accurate simulation		## Results from paper: Speedy, yet accurate simulation
			# Guest Speaker (''45 minutes'')
			# Coffee Break
	# Hands-on Sigil		# Hands-on Sigil
	## Downloading and installing Sigil		## Downloading and installing Sigil
Line 53:		Line 55:
	## Running Sigil and interpreting trace generation		## Running Sigil and interpreting trace generation
	## Running Replay and understanding Replay output		## Running Replay and understanding Replay output
	~~# Guest Speaker (''45 minutes'')~~

	===Related Media and Links===		===Related Media and Links===

Mdl45 at 01:37, 12 August 2015

2015-08-12T01:37:16Z

← Older revision		Revision as of 21:37, 11 August 2015
Line 1:		Line 1:
	= IEEE International Symposium on Workload Characterization (IISWC), 2015 =		= IEEE International Symposium on Workload Characterization (IISWC), 2015 =
	'''''Sigil and SynchroTrace: Communication-Aware Workload Profiling and Memory-NoC Simulation~~'''''~~		'''October 4-6, Atlanta, Georgia, USA'''


			==Sigil and SynchroTrace: Communication-Aware Workload Profiling and Memory-NoC Simulation==

	~~'''October 4-6, Atlanta, Georgia, USA'''~~
	===Organizers===		===Organizers===
	Dr. Mark Hempstead, ''Tufts University''		Dr. Mark Hempstead, ''Tufts University''