Ying Teng - Revision history

Taskin: /* Education */

2015-12-19T03:21:06Z

Education

← Older revision		Revision as of 23:21, 18 December 2015
Line 1:		Line 1:
	==Education==		==Education==
	'''Ph.D. in Computer Engineering, 2009-~~Present~~''' <br>		'''Ph.D. in Computer Engineering, 2009-2014''' <br>
	:Drexel University, Philadelphia, Pennsylvania, USA		:Drexel University, Philadelphia, Pennsylvania, USA

Taskin at 21:57, 16 February 2014

2014-02-16T21:57:49Z

← Older revision		Revision as of 17:57, 16 February 2014
Line 14:		Line 14:
	* Physical Design in general including Floorplanning, Placement and Routing		* Physical Design in general including Floorplanning, Placement and Routing
	* Digital, Analog and Mixed Signal Integrated Circuits		* Digital, Analog and Mixed Signal Integrated Circuits


			==Curriculum Vitae==
			[[media:Ying_CV.pdf \| Ying Teng CV (Feb 2014)]]

Ying at 14:59, 26 February 2013

2013-02-26T14:59:05Z

← Older revision		Revision as of 10:59, 26 February 2013
Line 19:		Line 19:
	# Y. Teng and B. Taskin, "Rotary Traveling Wave Oscillator Frequency Division at Nanoscale Technologies", to appear in the ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2013.		# Y. Teng and B. Taskin, "Rotary Traveling Wave Oscillator Frequency Division at Nanoscale Technologies", to appear in the ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2013.
	# Y. Teng and B. Taskin, "Sparse-Rotary Oscillator Array (SROA) Design for Power and Skew Reduction", to appear in the ''Proceedings of IEEE Design Automation and Test in Europe (DATE)'', March 2013.		# Y. Teng and B. Taskin, "Sparse-Rotary Oscillator Array (SROA) Design for Power and Skew Reduction", to appear in the ''Proceedings of IEEE Design Automation and Test in Europe (DATE)'', March 2013.
			# Y. Teng and B. Taskin, "Clock Mesh Synthesis Method using the Earth Mover’s Distance under Transformations", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2012, pp.121--126.
	# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2012.		# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2012.
	# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.		# Y. Teng, J. Lu and B. Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.
	# J. Lu, Y. Teng and B. Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.		# J. Lu, Y. Teng and B. Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.
	# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.		# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.

Ying at 14:56, 26 February 2013

2013-02-26T14:56:31Z

← Older revision		Revision as of 10:56, 26 February 2013
Line 17:		Line 17:

	== Selected Publications ==		== Selected Publications ==
	# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", ~~to appear in the~~ ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2012.		# Y. Teng and B. Taskin, "Rotary Traveling Wave Oscillator Frequency Division at Nanoscale Technologies", to appear in the ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2013.
			# Y. Teng and B. Taskin, "Sparse-Rotary Oscillator Array (SROA) Design for Power and Skew Reduction", to appear in the ''Proceedings of IEEE Design Automation and Test in Europe (DATE)'', March 2013.
			# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2012.
	# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.		# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.
	# J. Lu, Y. Teng and B. Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.		# J. Lu, Y. Teng and B. Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.

Ying at 21:30, 11 March 2012

2012-03-11T21:30:06Z

← Older revision		Revision as of 17:30, 11 March 2012
Line 19:		Line 19:
	# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", to appear in the ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2012.		# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", to appear in the ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2012.
	# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.		# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.
	# ~~Jianchao~~ Lu, ~~Ying~~ Teng and ~~Baris~~ Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.		# J. Lu, Y. Teng and B. Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.
	# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.		# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.
	# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary Travelling Wave Oscillator Design Considering the Skin Effect”, ''Journal of Low Power Electronics (JOLPE)'' [featured on the cover page].		# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary Travelling Wave Oscillator Design Considering the Skin Effect”, ''Journal of Low Power Electronics (JOLPE)'' [featured on the cover page].
	# ~~Vinayak~~ Honkote, ~~Ankit~~ More, ~~Ying~~ Teng, ~~Jianchao~~ Lu and ~~Baris~~ Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.		# V. Honkote, A. More, Y. Teng, J. Lu and B. Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.

	==Contact Information==		==Contact Information==

Ying at 21:29, 11 March 2012

2012-03-11T21:29:11Z

← Older revision		Revision as of 17:29, 11 March 2012
Line 17:		Line 17:

	== Selected Publications ==		== Selected Publications ==
	# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", to appear in the ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)", May 2012.		# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", to appear in the ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)'', May 2012.
	# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.		# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.
	# Jianchao Lu, Ying Teng and Baris Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.		# Jianchao Lu, Ying Teng and Baris Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.

Ying at 21:28, 11 March 2012

2012-03-11T21:28:19Z

← Older revision		Revision as of 17:28, 11 March 2012
Line 17:		Line 17:

	== Selected Publications ==		== Selected Publications ==
			# Y. Teng and B. Taskin, "Synchronization Scheme for Brick-based Rotary Oscillator Arrays", to appear in the ''Proceedings of IEEE Great Lakes Symposium on VLSI (GLSVLSI)", May 2012.
	# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.		# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.
			# Jianchao Lu, Ying Teng and Baris Taskin, "A Reconfigurable Clock Polarity Assignment Flow for Clock Gated Designs", ''IEEE Transactions on Very Large Scale Integration Systems (TVLSI)''.
	# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.		# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.
	# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary Travelling Wave Oscillator Design Considering the Skin Effect”, ''Journal of Low Power Electronics (JOLPE)'' [featured on the cover page].		# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary Travelling Wave Oscillator Design Considering the Skin Effect”, ''Journal of Low Power Electronics (JOLPE)'' [featured on the cover page].

Ying at 21:23, 11 March 2012

2012-03-11T21:23:55Z

← Older revision		Revision as of 17:23, 11 March 2012
Line 17:		Line 17:

	== Selected Publications ==		== Selected Publications ==
	# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, ~~to appear in the~~ ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.		# Y. Teng, J. Lu and B.Taskin, "ROA-brick Topology for Rotary Resonant Clocks", ''Proceedings of the IEEE International Conference on Computer Design (ICCD)'', Oct. 2011, pp.273--278.
	# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary Travelling Wave Oscillator Design Considering the Skin Effect”, ''Journal of Low Power Electronics (JOLPE)'' ~~(in pre-print)~~ [featured on the cover page].		# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.
			# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary Travelling Wave Oscillator Design Considering the Skin Effect”, ''Journal of Low Power Electronics (JOLPE)'' [featured on the cover page].
	# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.		# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.

Ying at 20:41, 6 December 2010

2010-12-06T20:41:47Z

← Older revision		Revision as of 16:41, 6 December 2010
Line 17:		Line 17:

	== Selected Publications ==		== Selected Publications ==
	# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, to appear in the Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED), March 2011.		# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, to appear in the ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2011.
	# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary ~~TraellingWave~~ Oscillator Design Considering the Skin Effect”, Journal of Low Power Electronics (JOLPE) (in pre-print) [featured on the cover page].		# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary Travelling Wave Oscillator Design Considering the Skin Effect”, ''Journal of Low Power Electronics (JOLPE)'' (in pre-print) [featured on the cover page].
	# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the Proceedings of the International Conference on VLSI Design (VLSID), January 2011.		# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.

	==Contact Information==		==Contact Information==

Ying at 16:33, 6 December 2010

2010-12-06T16:33:08Z

← Older revision		Revision as of 12:33, 6 December 2010
Line 17:		Line 17:

	== Selected Publications ==		== Selected Publications ==
	# ~~Jianchao Lu, Xiaomi Mao~~ and ~~Baris~~ Taskin, ~~"Timing Slack Aware Incremental Register Placement with Non-uniform Grid Generation for Clock Mesh Synthesis"~~, to appear in the ''Proceedings of the ~~ACM~~ International Symposium on ~~Physical~~ Design (~~ISPD~~)'', March 2011.		# Y. Teng and B. Taskin, “Process Variation Sensitivity of the Rotary Traveling Wave Oscillator”, to appear in the Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED), March 2011.
	# ~~Jianchao Lu, Vinayak Honkote, Xin Chen~~ and ~~Baris~~ Taskin, ~~"Steiner Tree~~ Based Rotary ~~Clock Routing with Bounded Skew and Capacitive Load Balancing"~~, ~~to appear in the ''Proceedings~~ of ~~the Design, Automation and Test~~ in ~~Europe (DATE~~)~~'', March 2011~~.		# Y. Teng and B. Taskin, “Look-up Table Based Low Power Rotary TraellingWave Oscillator Design Considering the Skin Effect”, Journal of Low Power Electronics (JOLPE) (in pre-print) [featured on the cover page].
	# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the ''Proceedings of the International Conference on VLSI Design (VLSID)'', January 2011.		# Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization and Power Analysis for Custom Rotary Rings", to appear in the Proceedings of the International Conference on VLSI Design (VLSID), January 2011.
	~~# Jianchao Lu and Baris Taskin, "Clock Tree Synthesis with XOR Gates for Polarity Assignment", ''Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', July 2010.~~
	# Jianchao Lu and Baris Taskin, "Clock Buffer Polarity Assignment Considering Capacitive Load", ''Proceedings of the IEEE International Symposium on Quality Electronic Design (ISQED)'', March 2010, pp. 765--770.
	~~# Jianchao Lu and Baris Taskin, "Incremental Register Placement for Low Power CTS", ''Proceedings of the IEEE International SoC Design Conference (ISOCC)'', November 2009, pp.232--236.~~
	# Jianchao Lu and Baris Taskin, "Post-CTS Clock Skew Scheduling with Limited Delay Buffering", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2009, pp. 224--227.
	# Baris Taskin and Jianchao Lu, "Post-CTS Delay Insertion to Fix Timing Violations", ''Proceedings of the IEEE International Conference on Midwest Circuits and Systems (MWSCAS)'', August 2008, pp. 81--84.

	==Contact Information==		==Contact Information==
Line 35:		Line 30:
	Pennsylvania 19104 <br>		Pennsylvania 19104 <br>

	'''Phone:''' (~~215~~) ~~301~~-~~8795~~ <br>		'''Phone:''' (302) 690-1775 <br>
	'''Fax:''' (215) 895-1695 <br>		'''Fax:''' (215) 895-1695 <br>
	'''Email: '''~~jl597~~@drexel.edu		'''Email: '''yt74@drexel.edu