

# The Ferroelectric Field Effect within an Integrated Core/Shell Nanowire

Stephen S. Nonnenmann, Mohammad A. Islam, Brian R. Beatty, Eric M. Gallo, Terrence McGuckin, and Jonathan E. Spanier\*

The synthesis of cylindrical silicon-core and ferroelectric oxide perovskite-shell nanowires and their response characteristics as individual three-terminal nanoscale electronic devices is reported. The co-axial nanowire geometry facilitates large ferroelectric field-effect modulation ( $>10^4$ ) of nanowire conductivity following sequential application and removal of an applied dc field. Source-drain current–voltage traces collected during sweeps of ferroelectric gate potential and switching of the component of shell outward and inward polarization provide direct evidence of ferroelectric coupling on nanowire channel conductance. Despite a very small (1:20) ferroelectric-to-semiconductor channel thickness ratio, an unexpectedly strong electrostatic coupling of ferroelectric polarization to channel conductance is observed because of the co-axial gate geometry and curvature-induced strain enhancement of ferroelectric polarization.

## 1. Introduction

Among modes of non-volatile (NV) memories, ferroelectric random access memories (FeRAMs) are distinguished by lower power consumption, faster write performance, a many orders of magnitude higher maximum number of write-read cycles, and radiation-hard operation.<sup>[1]</sup> Despite these advantages, the practical scalability of FeRAMs to current node sizes is constrained primarily by a minimum charge associated with the ferroelectric capacitor required to trigger a sensing amplifier, and by the effects of an internal depolarizing field.<sup>[2–6]</sup> Ferroelectric-based NV memories include those based on tunneling electroresistance, tunneling electromagnetoresistance, and the ferroelectric field effect using a metal-ferroelectric-semiconductor (MFS) structure,<sup>[7]</sup> in which the gate oxide of a metal-oxide-semiconductor (MOS) structure is replaced by a ferroelectric oxide. In the ferroelectric field-effect transistor (FeFET) non-volatile writing and non-destructive readout is achieved via modulation

of carrier transport in the adjacent semiconductor channel.<sup>[8,9]</sup> FeFETs have been realized mainly in two device geometries: ferroelectric films with thin-film channels,<sup>[7,10–13]</sup> including also graphene<sup>[14]</sup>; and ferroelectric films with nanoscale channels, including, e.g., a semiconducting nanowire (NW)<sup>[15,16]</sup> or carbon nanotube.<sup>[17]</sup> In these and related field-effect devices, the ferroelectric gate oxide thicknesses ( $\sim 100 - 500$  nm) are two orders of magnitude larger<sup>[7,15,16,18]</sup> than that for the state-of-the-art node.

Here we report on the synthesis and functionality of integrated ferroelectric/semiconductor nanostructures exhibiting ferroelectric field effect modulation of a semiconductor channel. The NWs, each consisting of a Si core and a

PbZr<sub>0.52</sub>Ti<sub>0.48</sub>O<sub>3</sub> (PZT) ferroelectric shell, are produced using a combination of template-assisted synthesis of ferroelectric nanotubes and chemical vapor deposition (CVD) of Au-catalyzed Si NWs. The core-shell NWs each possess an electrical contact to the Si core near the ends, and one or more contacts on the PZT shell. The NW cores exhibit a nearly  $10^5$  decrease in current within the Si NW core following application and removal of a gate voltage. The observed ferroelectric field-effect in this intrinsically sub-micrometer structure involves manipulation of ferroelectric polarization within the shell having a component oriented preferentially in the shell outward or inward normal direction.<sup>[19]</sup> This functionality in a heterostructure having small ferroelectric-to-semiconductor channel thickness ratio (1:20) is enabled by the core-shell geometry, and by effect of curvature-driven strain and associated polarization gradient on ferroelectric stability.<sup>[19]</sup>

## 2. Results and Discussion


A sequence of template-assisted sol-gel synthesis and crystallization,<sup>[20–22]</sup> metal evaporation, electrodeposition, CVD,<sup>[23]</sup> template dissolution and electron beam lithography was developed to produce electrically interfaced Si-core, ferroelectric PZT shell NWs (Figure 1 and Experimental Section). Plotted in Figure 2b is a representative series of Si NW current-bias voltage traces collected from one of these structures (Figure 2a) after the application and removal of selected values of gate voltage ( $g_1 = 1.0 \text{ V} \leq V_g \leq 9.0 \text{ V}$ ,  $-11 \text{ V}$ ;  $g_1 = 3 \text{ V}$ ,  $g_2 = -15 \text{ V}$ ) as denoted in

S. S. Nonnenmann,<sup>[+]</sup> M. A. Islam, B. R. Beatty, E. M. Gallo, T. McGuckin, Prof. J. E. Spanier  
Department of Materials Science & Engineering  
Drexel University  
Philadelphia, PA 19104 USA  
E-mail: spanier@drexel.edu



[+] Present address: Department of Materials Science & Engineering,  
University of Pennsylvania, Philadelphia, PA 19104

DOI: 10.1002/adfm.201200865




**Figure 1.** a) Schematic of the Si-PZT core/shell synthesis process: i) bare anodic aluminum oxide (AAO) template, ii) wetting of pores with PZT metallic alkoxide sol-gel precursor, iii) thermal evaporation of Ag as back electrode and electrochemically reduced Ag NW support segment (inset) and Au NW catalyst segment, iv) selective etching of Ag backcoating and support segment, v) growth of SiNWs within PZT nano-shells *via* CVD using diluted SiH<sub>4</sub>, vi) selective dissolution of the AAO template (color legend denotes materials within core-shell), vii) dispersion of freestanding NWs on a SiO<sub>2</sub>/Si wafer, viii) lithographic patterning of windows on NWs ends via registered EBL and selectively etch the shell from the core, and ix) thermal evaporation of metallic electrodes to produce electrically addressable NW core. b) SEM image of Si-core, PZT-shell NWs as grown in the AAO template (scale: 5 μm); c) SEM image of Si-core, PZT-shell NWs dispersed on a SiO<sub>2</sub>/Si wafer (scale: 10 μm); d) SEM image of gated Si-core, PZT-shell NW (scale: 1 μm). Unlike conventional VLS growth of NWs, where the catalyst particle is supported by a substrate surface, template-directed VLS growth<sup>[23]</sup> uses catalyst particles buried deep within individual pores (panel (a), iv). This allows the process gas (SiH<sub>4</sub>) to diffuse within the pore and react on both sides, typically resulting in metal catalyst caps on each end of the produced nanowire, as illustrated in panel (a), v.

the legend. Strong remnant coupling of gate voltage to the NW channel conductance is seen, similar to that observed in NWs obtained using planar ferroelectric thin films.<sup>[15,16]</sup> Remarkably, the gating achieved by the ≈10-nm thick PZT cylindrical shell produces more than an order of magnitude difference in source-drain current  $I_{sd}$  following application and removal of  $V_g = 1.0$  V, and more than two orders of magnitude difference following application and removal of  $V_g = 9.0$  V.

The measured current traces following application and removal of  $V_g = 9.0$  V and then a negative gate voltage  $V_g = -11.0$  V do not appear to change significantly. However, the subsequent application and removal of a positive gate voltage  $V_g = 3.0$  V to two gate electrodes together (approximately doubling the effective gate area, Figure 2a) produces another two

orders of magnitude reduction in the current, and the application and removal after that of a negative gate voltage ( $V_g = -15.0$  V) results in an increase (i.e., partial recovery) of more than an order of magnitude suggests the importance of gate electrode area to the effectiveness of ferroelectric coupling to the NW channel. While one might expect the application and removal of large negative gate voltages to result in a very different response, possibly in an enhancement of the conduction, and the subsequent application of a positive gate voltage to produce a recovery, we do observe a strong effect with larger gate area and polarity. The absence of a recovery of the current values following application and removal of large values of gate voltage can be due to the low conductivity of the SiNW, particularly following application and removal of gate voltages that reduce the SiNW conductance: with application and removal of progressively larger gate voltages, the region over which the electric field drops—assumed to be primarily across the ferroelectric—is extended to the entire nanowire to its drain contact, thereby reducing significantly the actual magnitude of the field. Nevertheless, the current suppression (from the as-found state) of nearly five orders of magnitude is comparable if not exceeding that reported for state-of-the-art FeFETs<sup>[24]</sup> which involves much larger devices. To quantify the gating effectiveness of the PZT wrap-gate we estimate the inverse sub-threshold swing  $S = \ln 10 \, dV_g/d(\ln I_{sd})$  of the device using the data in Figure 2b (noting that this is not a metric that is normally applicable to ferroelectric memories). Using the data obtained with the single-electrode gate ( $g_1$ ),  $S \approx 430$  mV/dec (Figure 2b). When the larger gate area is used (3/4 of the channel length via  $g_1$  and  $g_2$ )  $S < 350$  mV/dec., comparable to that reported for planar FeFET devices.<sup>[15]</sup>

The ferroelectric origin of the observed orders-of-magnitude difference in NW core channel conductance was confirmed by collecting  $I_{sd}$  as a function of  $V_g$  using a modified NW structure. Si-core and PZT-shell NWs were prepared with the introduction of a ≈20-nm thick HfO<sub>x</sub> dielectric buffer layer situated between the gate metal electrode and the PZT shell (Experimental Section), producing an integrated NW-based metal-oxide-ferroelectric-semiconductor (MOFS) device. Shown in Figure 3b is an electron microscopy image of a gated Si-core, PZT-shell NW possessing the HfO<sub>x</sub> dielectric buffer shell layer (pink region in illustration in the lower portion of Figure 3b). The collected source-drain current of the structure (Figure 3b) under sweeping gate voltage ( $\pm 10$  V) and fixed source-drain bias  $V_b = 2.0$  exhibits hysteresis (Figure 3c),



**Figure 2.** a) Schematic for collection of source-drain current-bias voltage ( $I_{sd}$ - $V_b$ ) following application and removal of gate voltages ( $V_g$ ) involving an individual Si-core, PZT-shell NW. Inset: SEM image of a core/shell NW possessing a split-gate, with source (s), drain (d), left-gate ( $g_1$ ), and right-gate ( $g_2$ ) denoted, scale = 1  $\mu\text{m}$ . b) Log scale plot of the collected  $I_{sd}$ - $V_b$  response showing the effect of gating of the PZT-shell after application (and removal) of different values of  $V_g$  to gate electrode denoted by  $g_1$  and  $g_2$ , including the collected response prior to application of any gate voltage (black filled circles), indicating strong dependence on  $V_g$ . A more than four orders of magnitude decrease from the as-found NW current following application and removal of  $V_g = 3$  V to both  $g_1$  and  $g_2$  simultaneously is observed.

and the current values did not decrease or increase significantly after  $\approx 12$  h. Significantly, the source-drain current  $I_{sd}$ - $V_g$  trajectory of the hysteresis is anti-clockwise, consistent with previous reports involving thin film FeFETs and with an n-type character<sup>[15]</sup> of the present NW channel.

The ferroelectric field-induced variation of  $I_{sd}$  ( $\approx 0.1$  pA) during switching in the MOFS structure is small in relation to MFS structures involving semiconductor NWs and planar ferroelectric films.<sup>[15]</sup> However its observation is noteworthy when one considers the thickness of the ferroelectric shell ( $\approx 10$  nm) in comparison to ferroelectric layer thicknesses in planar FeFETs and in planar-ferroelectric film/NW channel device ( $\approx 100$ –500 nm).

The ferroelectric/semiconductor thickness ratio is an important consideration for scalability. The thickness ratio for the present core-shell NWs (1:20) is 800 times smaller than that for the planar PZT film gate/ $\text{In}_2\text{O}_3$  NW channel (40:1).<sup>[15]</sup> We also note that for the co-axially gated NW geometry the capacitance of the MFS structure can be estimated using<sup>[25]</sup>

$$C = \frac{2\pi\epsilon_0\epsilon_{\text{PZT}}L}{\ln(1 + 2t_{\text{PZT}}/d_{\text{nw}})} \quad (1)$$

Here  $L$  ( $= 1 \mu\text{m}$ ) is the channel length,  $t_{\text{PZT}}$  ( $= 10$  nm) the thickness of the ferroelectric oxide layer, and  $d_{\text{nw}}$  ( $= 200$  nm) the diameter of the semiconducting NW channel. With  $\epsilon_{\text{PZT}}$  ( $= 400$ ),<sup>[16]</sup>  $C = 0.23$  pF, comparable to non-ferroelectric NW capacitances and considerably smaller than for the NW channel and thicker, planar ferroelectric gate oxide films ( $\approx 10^2$  pF).<sup>[15,16]</sup> In addition, mitigation of short-channel effects is an important consideration in achieving efficient coupling of gate voltage throughout the channel, through the so-called

natural length of the NW channel  $\lambda$ , which also depends on the aforementioned thickness ratio.<sup>[26]</sup> For the present MFS NW case,

$$\lambda = \sqrt{\frac{2\epsilon_{\text{Si}}d_{\text{nw}}^2 \ln\left(1 + \frac{2t_{\text{ox}}}{d_{\text{nw}}}\right) + \epsilon_{\text{ox}}d_{\text{nw}}^2}{16\epsilon_{\text{ox}}}} \quad (2)$$

where  $\epsilon_{\text{Si}} = 11.7$  is the dielectric constant of the Si NW channel,  $\lambda \approx 50$  nm, within an order of magnitude of that for planar ferroelectric-semiconductor NW systems.<sup>[16]</sup> The integrated PZT-Si NW system presented here also satisfies the gate length requirement of  $L_g > 4.6\lambda$  necessary to limit short channel effects and maximum potential control.<sup>[26]</sup>

### 3. Conclusion


The findings associated with the present NW-based model system suggest how a three-dimensional nanoscale structure<sup>[27]</sup> that incorporates ferroelectric gates can be used to overcome limitations posed by

inherently two-dimensional ferroelectric structures.<sup>[7,18]</sup> Improvements in performance and functionality may be realized through selection of ferroelectric and dielectric shell combinations, smaller core diameter and higher doping, multiple and individually addressable gates and associated states. The application to integrated semiconductor-ferroelectric NWs of processes developed for the transfer of semiconductor NWs onto a range of different substrates and their electrical interfacing can create a more flexible design platform for ferroelectric memories. We anticipate that the versatility of the modular synthetic approach reported here will permit facile preparation and study of multi functional properties (i.e.; ferromagnetic, multiferroic, magnetoelastic) of NWs composed of other combinations of material,<sup>[28]</sup> including other semiconductor and complex oxide materials.

### 4. Experimental Section

PZT ferroelectric shells were synthesized via pore wetting of commercial (Whatman Anodisc 200) anodized aluminum oxide (AAO) templates (Figure 1 (i-ii)) using a commercially available polymeric sol-gel precursor (Chemat PZT9103). Nanotube-embedded templates were back-coated with a 100-nm thick thermally-evaporated layer of Ag using resistive thermal evaporation (Figure 1a (iii)), facilitating its use as a working electrode for galvanostatic reduction of Ag and Au, sequentially, to produce segments of Ag ( $\approx 10 \mu\text{m}$ ; 100  $\mu\text{A}$ ; 2 h) and Au ( $\approx 200$ –500 nm; 70  $\mu\text{A}$ ; 20 min; Figure 1a (iii)). The AgNW segments ensure the Au catalyst segments are well supported (and embedded) within the PZTNT, allowing SiNW growth within the ferroelectric nanotube. After a  $< 5$  min selective etch of the Ag film and nanosegments in 8 M  $\text{HNO}_3$  Au catalyst segments (Figure 1a iv) were used to catalyze the growth of Si NWs within the templates using CVD under vapor-liquid-solid conditions (Figure 1a (v)).<sup>[23]</sup>





**Figure 3.** a) Idealized schematic of the Si nanowire channel within the PZTNT i) during application of positive gate voltage, ii) under the influence of the remnant ferroelectric field effect (after voltage is removed), iii) during application of negative gate voltage, and iv) under the influence of the remnant ferroelectric field effect (after voltage is removed). This simplified schematic ignores surface and interfacial trap charge considerations. b) Top: SEM image of the metal-oxide-ferroelectric-semiconductor NW device (hafnia region begins at red line), scale = 1  $\mu\text{m}$ . Bottom: illustration of MOFS structure showing location of  $\text{HfO}_x$  dielectric (pink region). c) Collected source-drain current vs.  $V_g$  for an individual Si core, PZT inner shell, and  $\text{HfO}_x$  outer shell NW;  $V_b = 2$  V. The red and light blue squares indicate the distinct current states found at  $V_g = 0$  V, the arrows indicate the anti-clockwise direction of the current under the applied bias sweep. The inclusion of the  $\text{HfO}_x$  significantly reduces the leakage, and thereby permits measurement of the effect of variation of gate voltage on the conductance of the SiNW owing to the thin ferroelectric shell, and therefore a validation of the ferroelectric mechanism.

Nanotube and catalyst segment embedded templates were loaded into a quartz furnace tube and heated to 500  $^\circ\text{C}$  under the flow of  $\text{H}_2$  (50 standard cubic centimeters (sccm)) at a base pressure of 13 torr.  $\text{SiH}_4$  (5% in  $\text{H}_2$ ) (Airgas Corporation) was then introduced (50 sccm) for 1 h, resulting in growth of SiNWs within the PZT nanotubes (Figure 1b). Samples were then cooled under flow of  $\text{H}_2$  (50 sccm) to room temperature, followed by selective etching of the AAO using 6 M NaOH, resulting in a solution of freestanding Si-core, PZT-shell NW (Figure 1a (vi) and Figure 1c). The isopropanol-based solutions of NWs were then dispersed onto a pre-patterned  $\text{SiO}_2/\text{Si}$  wafer (Figure 1a (vii)), selective wet etching (Figure 1a (viii)) of the PZT shell was used to open up windows for metallization and finally Cr (10 nm) and Au (150 nm) were thermally-evaporated through the windows, thereby permitting addressable NW inner electrodes (Figure 1a (ix) and Figure 1d).

To produce the integrated metal-oxide-ferroelectric semiconductor (MOFS) test structures, samples containing source-drain contacted NWs were coated in electron-sensitive 950K molecular weight poly-methyl methacrylate (PMMA) resist (MicroChem; Newton, MA) following which electron-beam lithography was used to pattern large square pads over the area of  $\text{HfO}_x$  between the electrically contacted NW ends. A thin layer (<20 nm) of  $\text{HfO}_x$  was then deposited via atomic layer deposition

(Cambridge Nanotech; Savannah 100) using a precursor consisting of tetrakis(dimethylamido) hafnium (Aldrich) and deionized water. The precursors were injected into the reactor and held at 200  $^\circ\text{C}$  separately, with each injection followed by a 10 s pulse of ultrahigh purity nitrogen purge gas flowing at 20 sccm. The process consisted of 200 precursor/oxidant at a film growth rate of 1  $\text{\AA}/\text{cycle}$ , leading to the final  $\text{HfO}_x$  film thickness of  $\approx 20$  nm.

All measurements were collected under vacuum ( $10^{-6}$  torr) using a picoammeter (Keithley 6487) for collection of  $I_{sd}$  and a source meter and electrometer (Keithley 2400; Keithley 617) for application of  $V_g$ . The measurement sequence for each NW involved i) grounding of the gate voltage ( $V_g = 0$ ) using the probe followed by retraction of the probe; ii) collection of  $I_{sd}$  for the NW under floating gate potential (probe retracted); iii) placement of probe on the gate electrode, and application of one value of selected gate bias ( $V_g > 0$ ) for  $\approx 2$  min followed by reduction of gate bias to  $V_g = 0$  for  $\approx 2$  min prior to lifting the probe; and iv) collection of  $I_{sd}$  for the NW under floating gate potential (probe retracted); and repetition of steps (iii) and (iv) for each of the selected values of  $V_g$ .

## Acknowledgements

The authors gratefully acknowledge the Army Research Office (W911NF-08-1-0067) for support of this work. S.S.N. and E.M.G were supported in part by the NSF (DGE 0221664 and DGE 0538476). The authors also thank Mitra L. Taheri for loaning additional electronic instrumentation.

Received: March 27, 2012

Revised: June 22, 2012

Published online:

- [1] J. F. Scott, C. Pas de Araujo, *Science* **1989**, 246, 1400.
- [2] J. E. Spanier, A. M. Kolpak, J. J. Urban, I. Grinberg, L. Ouyang, W. S. Yun, A. M. Rappe, H. Park, *Nano. Lett.* **2006**, 6, 735.
- [3] D. D. Fong, A. M. Kolpak, J. A. Eastman, S. K. Streiffer, P. H. Fuoss, G. B. Stephenson, C. Thompson, D. M. Kim, K. J. Choi, C. B. Eom, I. Grinberg, A. M. Rappe, *Phys. Rev. Lett.* **2006**, 96, 127601.
- [4] S. K. Streiffer, J. A. Eastman, D. D. Fong, C. Thompson, A. Munkholm, M. V. Ramana Murty, O. Auciello, G. R. Bai, G. B. Stephenson, *Phys. Rev. Lett.* **2002**, 89, 067601.
- [5] C. Lichtensteiger, J. M. Triscone, J. Junquera, P. Ghosez, *Phys. Rev. Lett.* **2005**, 94, 047603.
- [6] I. P. Batra, P. Warfky, B. D. Silverman, *Phys. Rev. B* **1973**, 8, 3257.
- [7] S. Mathews, R. Ramesh, T. Venkatesan, J. Benedetto, *Science* **1997**, 276, 238.
- [8] B. S. Sharma, S. F. Vogel, P. Prentky, *Ferroelectrics* **1973**, 5, 69.
- [9] S. L. Miller, P. J. McWhorter, *J. Appl. Phys.* **1992**, 72, 5999.
- [10] M. Dawber, K. M. Rabe, J. F. Scott, *Rev. Mod. Phys.* **2005**, 77, 1083.

- [11] N. Setter, D. Damjanovich, L. Eng, G. Fox, S. Gevorgian, S. Hong, A. Kingon, H. Kohlstedt, N. Y. Park, G. B. Stephenson, I. Stolitchnov, A. K. TagansteV, D. V. Taylor, T. Yamada, S. Streiffer, *J. Appl. Phys.* **2006**, *100*, 051606.
- [12] J. Hoffman, X. Pan, J. W. Reiner, F. J. Walker, J. P. Han, C. H. Ahn, T. P. Ma, *Adv. Mater.* **2010**, *22*, 2957.
- [13] T. Miyasako, B. N. Q. Trinh, M. Onoue, T. Kaneda, P. T. Tue, E. Tokumitsu, E. Shimoda, *Appl. Phys. Lett.* **2010**, *97*, 173509.
- [14] S. Unaruntai, Y. Murata, C. E. Chialvo, H-K. Kim, S. MacLaren, N. Mason, I. Petrov, J. A. Rogers, *Appl. Phys. Lett.* **2009**, *95*, 202101.
- [15] B. Lei, C. Li, D. Zhang, Q. F. Zhou, K. K. Shung, C. Zhou, *Appl. Phys. Lett.* **2004**, *84*, 4553.
- [16] L. Liao, H. J. Fan, B. Yan, Z. Zhang, L. L. Chen, B. S. Li, G. Z. Xing, Z. X. Shen, T. Wu, X. W. Sun, J. Wang, T. Yu, *ACS Nano* **2009**, *3*, 700.
- [17] W. Fu, Z. Xu, X. Bai, E. Wang, *Nano Lett.* **2009**, *9*, 921.
- [18] D. Cai, P. Li, S. Zhang, Y. Zhai, A. Ruan, Y. Ou, Y. Chen, D. Wu, *Appl. Phys. Lett.* **2007**, *90*, 153513.
- [19] S. S. Nonnenmann, O. D. Leaffer, E. M. Gallo, M. T. Coster, J. E. Spanier *Nano Lett.* **2010**, *10*, 542.
- [20] S. S. Nonnenmann, E. M. Gallo, G. R. Soja, M. T. Coster, R. S. Joseph, C. L. Johnson, J. E. Spanier *Appl. Phys. Lett.* **2009**, *95*, 232903.
- [21] B. A. Hernandez, K.-S. Chang, E. R. Fisher, P. K. Dorhout, *Chem. Mater.* **2002**, *14*, 480.
- [22] Y. Luo, I. Szafraniak, N. D. Zakharov, V. Nagarajan, M. Steinhart, R. B. Wehrspohn, J. H. Wendorff, R. Ramesh, M. Alexe, *Appl. Phys. Lett.* **2003**, *83*, 440.
- [23] K. K. Lew, J. Redwing, *J. Cryst. Growth* **2003**, *254*, 14.
- [24] T. Miyasako, B. N. Q. Trinh, M. Onoue, T. Kaneda, P. T. Tue, E. Tokumitsu, T. Shimoda, *Appl. Phys. Lett.* **2010**, *97*, 173509.
- [25] S. Ramo, J. R. Whinnery, T. V. Duzer, *Fields and Waves in Communication Electronics*, Wiley, New York **1994**.
- [26] E. Lind, M. P. Persson, Y.-M. Niquet, L.-E. Wernersson, *IEEE Trans. Electron. Dev.* **2009**, *56*, 201.
- [27] A. A. Khajetoorians, J. Wiebe, B. Chilian, R. Wiesendanger, *Science* **2011**, *27*, 1062.
- [28] S. H. Johnson, P. Finkel, O. D. Leaffer, S. S. Nonnenmann, K. Bussman, J. E. Spanier, *Appl. Phys. Lett.* **2011**, *99*, 182901.