Search results

Page title matches

• Can Sitik
  [[File:profilpic.png|right|border|frame|[[Can Sitik]]|25px]] [[media:Can_CV.pdf | Can Sitik CV (Feb 2015)]]
  5 KB (677 words) - 02:11, 7 March 2016

Page text matches

• Tutorials:SynchroTrace Sigil IISWC 2016
  ...an capture platform-independent data and also briefly discuss how the data can be applied to perform HW/SW partitioning.
  4 KB (488 words) - 16:29, 22 September 2016
• Tutorials:SynchroTrace Sigil ICCD 2015
  ...systems. Sigil captures platform-independent behavior from workloads which can be used to assist HW/SW partitioning problems and to assist trace-based sim ...an capture platform-independent data and also briefly discuss how the data can be applied to perform HW/SW partitioning.
  4 KB (537 words) - 11:50, 26 August 2016
• Main Page
  ...ntegrated circuits, simulation tools and measurement beds, the VANDAL team can design and test digital and mixed-signal circuitry to verify the functional ...g in Cyber-Physical System (CPS), we study the physical limit such systems can be designed to delegate.-->
  7 KB (872 words) - 13:12, 5 September 2025
• Tutorials:SynchroTrace Sigil IISWC 2015
  ...systems. Sigil captures platform-independent behavior from workloads which can be used to assist HW/SW partitioning problems and to assist trace-based sim ...an capture platform-independent data and also briefly discuss how the data can be applied to perform HW/SW partitioning.
  4 KB (542 words) - 11:51, 26 August 2016
• People
  [[Can Sitik]] (Ph.D., 2015) [First job: Intel], Dissertation: ''Design and Automa Can Hankendi (2008) [Sabanci University, M.S. at USC, Ph.D. at Boston Universit
  6 KB (812 words) - 08:10, 26 August 2025
• Research
  ...zation and design automation methodologies, resonant clocking technologies can be seamlessly integrated within the mainstream VLSI IC design flow. The br ...f the power-clock for pipelined operation (alternatively, logic pipelining can be sacrificed). Also impacting the adaptation of adiabatic logic is the re
  17 KB (2,364 words) - 10:15, 5 February 2025
• Publications
  #Can Sitik, Weicheng Liu, Baris Taskin and Emre Salman, "Low Voltage Clock Tree # Weicheng Liu, Emre Salman, Can Sitik and Baris Taskin, "Exploiting Useful Skew in Gated Low Voltage Clock
  45 KB (5,951 words) - 10:04, 30 September 2025
• News/Events
  * Can Sitik received Honorable mention for the Outstanding Dissertation Award at * Can Sitik and Karthik Sangaiah received the George Hill, Jr. fellowship from Dr
  12 KB (1,581 words) - 10:22, 5 February 2025
• Can Sitik
  [[File:profilpic.png|right|border|frame|[[Can Sitik]]|25px]] [[media:Can_CV.pdf | Can Sitik CV (Feb 2015)]]
  5 KB (677 words) - 02:11, 7 March 2016
• WirelessInterconnect
  ...n determine the power requirements of the transceiver. The SNR requirement can be eased by utilizing error-correction coding (ECC). ...esign of the hybrid NoC architectures using wireless on-chip interconnects can potentially provide high throughput and energy savings in 2D and 3D MPSoCs.
  7 KB (903 words) - 09:55, 3 February 2012
• Leo Filippini
  # Can Sitik, Emre Salman, Leo Filippini, Sung Jun Yoon and Baris Taskin, "FinFET- # Can Sitik, Leo Filippini, Emre Salman and Baris Taskin, "High Performance Low S
  3 KB (477 words) - 16:22, 3 February 2019
• SynchroTrace
  The SynchroTrace publication can be found [[media:SynchroTrace.pdf‎|here]].
  4 KB (580 words) - 00:57, 4 March 2021