Search results
From VLSILab
Jump to navigationJump to search
Page title matches
- [[media:Ying_CV.pdf | Ying Teng CV (Feb 2014)]]3 KB (370 words) - 22:21, 18 December 2015
Page text matches
- # Jianchao Lu, Ying Teng and Baris Taskin, "A Reconfigur​able Clock Polarity Assignment Flow # Ying Teng, Jianchao Lu and Baris Taskin, "ROA-Brick Topology for Rotary Resonant5 KB (675 words) - 21:15, 8 November 2012
- * Ying Teng received the George Hill, Jr. fellowship from Drexel University in 201 * Ying Teng received the N. Bilgutay fellowship from the Department of Electrical11 KB (1,499 words) - 21:54, 2 March 2021
- [[media:Ying_CV.pdf | Ying Teng CV (Feb 2014)]]3 KB (370 words) - 22:21, 18 December 2015
- # Vinayak Honkote, Ankit More, Ying Teng, Jianchao Lu and Baris Taskin, "Interconnect Modeling, Synchronization4 KB (555 words) - 22:21, 18 December 2015
- #Ying Teng and Baris Taskin, "Frequency-Centric Resonant Rotary Clock Distributio #Ying Teng and Baris Taskin, "Resonant Frequency Divider Design Methodology for D44 KB (5,814 words) - 16:31, 10 July 2024
- [[Ying Teng]] (Ph.D., 2014) [First job: Apple], Dissertation: ''Low Power Resonant6 KB (811 words) - 16:49, 10 July 2024
- Ph.D. Student(s): [[Ragh Kuttappa]], [[Ying Teng]] (graduated), [[Vinayak Honkote]] (graduated), [[Ankit More]] (gradua15 KB (2,176 words) - 08:37, 15 October 2024