Main Page: Difference between revisions

From VLSILab
Jump to navigationJump to search
Revision as of 09:59, 16 June 2015 (view source)
Taskin (talk | contribs)
(→‎Research)
← Older edit
Revision as of 18:22, 10 October 2015 (view source)
Taskin (talk | contribs)
(→‎Ph.D. students)
Newer edit →
Line 40: Line 40:


[[Leo Filippini]]
[[Leo Filippini]]
Ragh Kuttappa


[[Scott Lerner]]
[[Scott Lerner]]

Revision as of 18:22, 10 October 2015

Drexel VLSI and Architecture Laboratory (http://vlsi.ece.drexel.edu)

Drex-Logo-small.gif

Drexel University

Department of Electrical and Computer Engineering

3141 Chestnut Street (map)

324 Bossone Research Center

Philadelphia, PA 19104


People

Faculty

Baris Taskin

Ph.D. students

Leo Filippini

Ragh Kuttappa

Scott Lerner

Michael Lui

Vasil Pano

Karthik Sangaiah

Can Sitik

Other researchers

See People

Research

CMP-NoC Co-design

GPU/Embedded System Co-design

Design and Automation of Low Swing Clocking

Wireless On-Chip Interconnects

Clock Tree/Mesh Synthesis

Ultra Low-Power Adiabatic Circuit Design

Publications

Teaching

News/Events

Retrieved from "https://research.coe.drexel.edu/ece/vlsi/index.php?title=Main_Page&oldid=1344"

Navigation menu

Page actions

  • Main Page
  • Discussion
  • Read
  • View source
  • History

Page actions

  • Main Page
  • Discussion
  • More
  • Tools

Personal tools

  • Log in

Navigation

  • Main page
  • People
  • Research
  • Publications
  • Software
  • Seminars
  • Tutorials
  • Teaching
  • News/Events
  • Random page

Tools

  • What links here
  • Related changes
  • Special pages
  • Printable version
  • Permanent link
  • Page information
Powered by MediaWiki
  • This page was last edited on 10 October 2015, at 18:22.
  • Privacy policy
  • About VLSILab
  • Disclaimers