Software: Difference between revisions
From VLSILab
Jump to navigationJump to search
| Line 1: | Line 1: | ||
== SynchroTrace== | == SynchroTrace== | ||
[https://github.com/VANDAL/SynchroTrace-gem5 git.io/synchrotrace] | |||
SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of computing units (CMPs, MPSoCs, HPC, etc.). | SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of computing units (CMPs, MPSoCs, HPC, etc.). | ||
For details and download information see: [[SynchroTrace]] | For details and download information see: [[SynchroTrace]] | ||
== SLECTS == | == SLECTS == | ||
Revision as of 15:33, 2 March 2017
SynchroTrace
SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of computing units (CMPs, MPSoCs, HPC, etc.).
For details and download information see: SynchroTrace
SLECTS
Implementing a slew-driven clock tree synthesis methodology.
For details see: SLECTS
Rotary Resonant Clock Synthesizer
A rotary resonant clock synthesizer in Cadence.
For details see: RotaSyn
