Main Page: Difference between revisions
From VLSILab
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| Line 39: | Line 39: | ||
=== Ph.D. students === | === Ph.D. students === | ||
[[Leo Filippini]] | [[Leo Filippini]] | ||
Revision as of 19:54, 30 June 2017
Drexel VLSI and Architecture Laboratory (VANDAL)
Department of Electrical and Computer Engineering
324 Bossone Research Center
Philadelphia, PA 19104
People
Faculty
Baris Taskin (Biography, CV, Contact)
Ph.D. students
Other researchers
See People
Research
Resonant Clocking Technologies
Design and Automation of Low Swing Clocking
Wireless On-Chip Interconnects
Ultra Low-Power Adiabatic Circuit Design
Energy Efficient Computing with OptoElectronics
Publications
Software
Drexel VANDAL GitHub: git.io/VANDAL
