Michael Lui: Difference between revisions
From VLSILab
Jump to navigationJump to search
No edit summary |
|||
(11 intermediate revisions by the same user not shown) | |||
Line 22: | Line 22: | ||
==Resume== | ==Resume== | ||
[[media:Michael_Lui_CV.pdf|Michael Lui CV ( | [[media:Michael_Lui_CV.pdf|Michael Lui CV (2020)]] | ||
==Publications== | ==Publications== | ||
#M. Lui, K. Sangaiah, M. Hempstead, and B. Taskin, "Towards Cross-Framework Workload Analysis via Flexible Event-Driven Interfaces", IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Belfast, Northern Ireland, April 2018. | #M. Lui, K. Sangaiah, M. Hempstead, and B. Taskin, "Towards Cross-Framework Workload Analysis via Flexible Event-Driven Interfaces", IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Belfast, Northern Ireland, April 2018. | ||
#K. Sangaiah, M. Lui, R. Jagtap, S. Diestelhorst, S. Nilakantan, A. More, B. Taskin, and M. Hempstead, "SynchroTrace: Synchronization-aware Architecture-agnostic Traces for Light-Weight Multicore Simulation of CMP and HPC Workloads", ACM Transactions on Architecture and Code Optimization (TACO), | #K. Sangaiah, M. Lui, R. Jagtap, S. Diestelhorst, S. Nilakantan, A. More, B. Taskin, and M. Hempstead, "SynchroTrace: Synchronization-aware Architecture-agnostic Traces for Light-Weight Multicore Simulation of CMP and HPC Workloads", ACM Transactions on Architecture and Code Optimization (TACO), April 2018. | ||
#V. Pano, S. Lerner, I. Yilmaz, M. Lui, and B. Taskin, "Workload-Aware Routing (WAR) for Network-on-Chip Lifetime Improvement," Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), May 2018 | #V. Pano, S. Lerner, I. Yilmaz, M. Lui, and B. Taskin, "Workload-Aware Routing (WAR) for Network-on-Chip Lifetime Improvement," Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, May 2018. | ||
#A. Hankin, T. Shapira, K. Sangaiah, M. Lui, and M. Hempstead, "Evaluation of Non-Volatile Memory based Last Level Cache given Modern Use Case Behavior", IEEE International Symposium on Workload Characterization (IISWC), Orlando, Florida, November 2019. | |||
#K. Sangaiah, M. Lui, R. Kuttappa, B. Taskin, and M. Hempstead, "SnackNoC: Processing in the Communication Layer", Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), February 2020 | |||
#M. Lui, Y. Yetim, Ö. Özkan, Z. Zhao, S. Tsai, C. Wu, M. Hempstead, “Understanding Capacity-Driven Scale-Out Neural Recommendation Inference”, https://arxiv.org/abs/2011.02084, Arxiv, November 2020 | |||
==Tutorials== | ==Tutorials== | ||
Line 41: | Line 44: | ||
==Teaching== | ==Teaching== | ||
* 2020-2021 Academic Year | |||
** TA ECEC-201: Advanced Programming for Engineers (Intro to C) | |||
* 2019-2020 Academic Year | |||
** Internship at Facebook AI Infrastructure | |||
* 2018-2019 Academic Year | |||
** TA ECEC-201: Advanced Programming for Engineers (Intro to C) | |||
** TA ECE-105: Programming for Engineers II (Scientific Computing with Python) | |||
* 2017-2018 Academic Year | * 2017-2018 Academic Year | ||
** TA ECE-200: Digital Logic Design | ** TA ECE-200: Digital Logic Design | ||
Line 77: | Line 87: | ||
* Fall/Winter 17/18 | * Fall/Winter 17/18 | ||
** TA ECE-200: Digital Logic Design | ** TA ECE-200: Digital Logic Design | ||
* Fall 18/19 | |||
** TA ECEC-201 | |||
--> | --> | ||
Latest revision as of 15:04, 5 January 2021
Education
Ph.D. in Computer Engineering, 2014 - Present
- Drexel University, Philadelphia, Pennsylvania
B.S. and M.S. in Computer Engineering, 2012
- Drexel University, Philadelphia, Pennsylvania
Research Interests
- Workload Profiling Techniques
- Hardware-Software Co-Design
- Heterogeneous Computer Architecture
- Low-power Embedded Systems and Internet-of-Things devices
Academic Interests
- Education
- Fonts, formatting, and data visualization
- Human-Computer Interaction
- 3D Graphics
Resume
Publications
- M. Lui, K. Sangaiah, M. Hempstead, and B. Taskin, "Towards Cross-Framework Workload Analysis via Flexible Event-Driven Interfaces", IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Belfast, Northern Ireland, April 2018.
- K. Sangaiah, M. Lui, R. Jagtap, S. Diestelhorst, S. Nilakantan, A. More, B. Taskin, and M. Hempstead, "SynchroTrace: Synchronization-aware Architecture-agnostic Traces for Light-Weight Multicore Simulation of CMP and HPC Workloads", ACM Transactions on Architecture and Code Optimization (TACO), April 2018.
- V. Pano, S. Lerner, I. Yilmaz, M. Lui, and B. Taskin, "Workload-Aware Routing (WAR) for Network-on-Chip Lifetime Improvement," Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS), Florence, Italy, May 2018.
- A. Hankin, T. Shapira, K. Sangaiah, M. Lui, and M. Hempstead, "Evaluation of Non-Volatile Memory based Last Level Cache given Modern Use Case Behavior", IEEE International Symposium on Workload Characterization (IISWC), Orlando, Florida, November 2019.
- K. Sangaiah, M. Lui, R. Kuttappa, B. Taskin, and M. Hempstead, "SnackNoC: Processing in the Communication Layer", Proceedings of the IEEE International Symposium on High-Performance Computer Architecture (HPCA), February 2020
- M. Lui, Y. Yetim, Ö. Özkan, Z. Zhao, S. Tsai, C. Wu, M. Hempstead, “Understanding Capacity-Driven Scale-Out Neural Recommendation Inference”, https://arxiv.org/abs/2011.02084, Arxiv, November 2020
Tutorials
- SIGIL - workload analysis tools and techniques for hardware-software co-design
- 2016, IEEE International Symposium on Workload Characterization (IISWC '16), Providence, RI
- 2015, IEEE International Conference on Computer Design (ICCD '15), New York, NY
- 2015, IEEE International Symposium on Workload Characterization (IISWC '15), Atlanta, GA
- 2015, IEEE Symposium on High Performance Computer Architecture (HPCA '15), San Francisco, CA
Posters
- Simplifying Workload Analysis
- 2017, ARM Research Summit, Cambridge, UK
Teaching
- 2020-2021 Academic Year
- TA ECEC-201: Advanced Programming for Engineers (Intro to C)
- 2019-2020 Academic Year
- Internship at Facebook AI Infrastructure
- 2018-2019 Academic Year
- TA ECEC-201: Advanced Programming for Engineers (Intro to C)
- TA ECE-105: Programming for Engineers II (Scientific Computing with Python)
- 2017-2018 Academic Year
- TA ECE-200: Digital Logic Design
- 2016-2017 Academic Year
- Instructor ECEC-353: Systems Programming
- TA ECEC-302: Digital Systems Projects
- TA ECEC-355: Computer Architecture
- TA ECEC-357: Introduction to Computer Networks
- 2015-2016 Academic Year
- Instructor ECEC-353: Systems Programming
- TA ECEC-356: Embedded Systems
- TA ECEC-355: Computer Architecture
- TA ECEL-304: ECE Lab 4
- 2014-2015 Academic Year
- TA ENGR-201: Evaluation and Presentation of Experimental Data I
- TA ENGR-231: Linear Engineering Systems
- TA ENGR-202: Evaluation and Presentation of Experimental Data II
- TA ENGR-232: Dynamic Engineering Equations
Contact Information
Address:
3141 Chestnut Street
Department of ECE
Drexel University
Bossone 405
Philadelphia, PA 19104
Email: mikelui@drexel.edu
Drexel: drexel.edu
Linkedin: in/mikelui
GitHub: git.io/mikelui
Website: mikelui.io