Can Sitik: Difference between revisions
From VLSILab
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| Line 29: | Line 29: | ||
'''Email:''' [mailto:as3577@drexel.edu as3577@drexel.edu] <br> | '''Email:''' [mailto:as3577@drexel.edu as3577@drexel.edu] <br> | ||
''' | '''Linkedin:''' [http://www.linkedin.com/profile/view?id=147018021&trk=hb_tab_pro_top A. Can Sitik] | ||
Revision as of 18:31, 23 January 2013
Education
Ph.D. in Computer Engineering, 2011 - Present
- Drexel University, Philadelphia, Pennsylvania, USA
B.S. in Electrical and Electronics Engineering, 2011
- Middle East Technical University(METU), Ankara, Turkey
Research Interests
- Electronic Design Automation(EDA) for VLSI, what is EDA?
- Physical Design of System-on-Chips
- High-Performance/Low-Power Clocking
- Clock Tree/Mesh Synthesis, clock mesh benefits
Teaching
- ECE-C304: Design with Microcontrollers (Winter 2012-13, Summer 2012)
- ENGR-231: Linear Engineering Systems (Spring, Fall 2012)
- ECE-E421: Advanced Electronics I (Fall 2011)
- Please refer to my Weekly Schedule to ask for an appointment
Contact Information
Address:
3141 Chestnut Street
Department of ECE
Drexel University
Bossone 324
Philadelphia, PA 19104
Email: as3577@drexel.edu
Linkedin: A. Can Sitik
