Jianchao Lu: Difference between revisions
From VLSILab
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| Line 1: | Line 1: | ||
==Education== | ==Education== | ||
'''Ph.D. in Computer Engineering, | '''Ph.D. in Computer Engineering, 2007-Current''' <br> | ||
:Drexel University, Philadelphia, Pennsylvania, USA | :Drexel University, Philadelphia, Pennsylvania, USA | ||
Revision as of 19:33, 20 October 2010
Education
Ph.D. in Computer Engineering, 2007-Current
- Drexel University, Philadelphia, Pennsylvania, USA
M.S. in Computer Engineering, 2009
- Drexel University, Philadelphia, Pennsylvania, USA
B.S. in Electronics and Information Engineering, 2007
- Zhejiang University, Hangzhou, China.
Research Interests
- Clock Network Synthesis including Clock Tree/Mesh Synthesis and Resonant Clocking
- Physical Design in general including Floorplanning, Placement and Routing
- Clock Skew Scheduling
- Static and Statistical Timing analysis
- Parallel Computing
Curriculum Vitae
Publications
To see publications by the VLSI Lab at Drexel University please click here
Contact Information
Address:
3141 Chestnut Street
Department of ECE
Drexel University
Bossone 324
Philadelphia
Pennsylvania 19104
Phone: (215) 301-8795
Fax: (215) 895-1695
Email: jl597@drexel.edu
