Karthik Sangaiah: Difference between revisions

From VLSILab
Jump to navigationJump to search
No edit summary
No edit summary
Line 16: Line 16:


==Curriculum Vitae==
==Curriculum Vitae==
[[media:CV_June092014.pdf‎ | Paco Sangaiah CV (June 2014)]]
[[media:CV_June102014.pdf‎ | Paco Sangaiah CV (June 2014)]]


==Publications==
==Publications==

Revision as of 13:38, 10 June 2014


Education

Ph.D. in Computer Engineering, 2013 - Present

Drexel University, Philadelphia, Pennsylvania

B.S. and M.S. in Computer Engineering, 2012

Drexel University, Philadelphia, Pennsylvania

Research Interests

  • Networks-on-Chip
  • Computer Architecture
  • Digital Design
  • Embedded Systems Design
  • Mixed-signal Embedded Systems

Curriculum Vitae

Paco Sangaiah CV (June 2014)

Publications

  1. K. Sangaiah and P. Nagvajara, "Variable fractional digital delay filter on reconfigurable hardware," in Proceedings of IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS 2012), 5-8 August 2012, pages 430-433.
  2. Nilakantan, S.; Annangi, S.; Gulati, N.; Sangaiah, K.; Hempstead, M., "Evaluation of an accelerator architecture for Speckle Reducing Anisotropic Diffusion," Compilers, Architectures and Synthesis for Embedded Systems (CASES), 2011 Proceedings of the 14th International Conference on, 9-14 Oct. 2011, pp.185-194.

Teaching

Contact Information

Address:
3141 Chestnut Street
Department of ECE
Drexel University
Bossone 324
Philadelphia, PA 19104

Email: ks499@drexel.edu

Linkedin: Karthik Sangaiah