Main Page: Difference between revisions

From VLSILab
Jump to navigationJump to search
Revision as of 18:10, 16 September 2016 (view source)
Taskin (talk | contribs)
No edit summary
← Older edit
Revision as of 18:10, 16 September 2016 (view source)
Taskin (talk | contribs)
No edit summary
Newer edit →
Line 35: Line 35:
=== Faculty ===
=== Faculty ===


[[Baris Taskin]] (Bio, CV)
[[Baris Taskin (Bio, CV) ]]


=== Ph.D. students ===
=== Ph.D. students ===

Revision as of 18:10, 16 September 2016

Drexel VLSI and Architecture Laboratory (http://vlsi.ece.drexel.edu)

Drex-Logo-small.gif

Drexel University

Department of Electrical and Computer Engineering

3141 Chestnut Street (map)

324 Bossone Research Center

Philadelphia, PA 19104


People

Faculty

Baris Taskin (Bio, CV)

Ph.D. students

Rizwana Begum

Leo Filippini

Ragh Kuttappa

Scott Lerner

Michael Lui

Vasil Pano

Karthik Sangaiah


Other researchers

See People

Research

CMP-NoC Co-design

Design and Automation of Low Swing Clocking

Wireless On-Chip Interconnects

Clock Tree/Mesh Synthesis

Ultra Low-Power Adiabatic Circuit Design

Energy Efficient Computing with OptoElectronics

Publications

Software

SynchroTrace

Seminars

Tutorials

Teaching

News/Events

Retrieved from "https://research.coe.drexel.edu/ece/vlsi/index.php?title=Main_Page&oldid=1570"

Navigation menu

Page actions

  • Main Page
  • Discussion
  • Read
  • View source
  • History

Page actions

  • Main Page
  • Discussion
  • More
  • Tools

Personal tools

  • Log in

Navigation

  • Main page
  • People
  • Research
  • Publications
  • Software
  • Seminars
  • Tutorials
  • Teaching
  • News/Events
  • Random page

Tools

  • What links here
  • Related changes
  • Special pages
  • Printable version
  • Permanent link
  • Page information
Powered by MediaWiki
  • This page was last edited on 16 September 2016, at 18:10.
  • Privacy policy
  • About VLSILab
  • Disclaimers