Nicholas Sica: Difference between revisions
From VLSILab
Jump to navigationJump to search
No edit summary |
|||
| Line 19: | Line 19: | ||
====Conferences==== | ====Conferences==== | ||
# | #Ragh Kuttappa, Leo Filippini, Nicholas Sica and Baris Taskin, "Scalable Resonant Power Clock Generation for Adiabatic Logic Design," ''2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)'', 2021, pp. 338-342. | ||
==Contact Information== | ==Contact Information== | ||
Revision as of 15:33, 8 December 2021
File:Nick.png
Nicholas Sica
Education
Ph.D. in Electrical Engineering, ongoing
- Drexel University, Philadelphia, PA, USA
B.S. in Computer Engineering, 2021
- Drexel University, Philadelphia, PA, USA
Research Interests
- Phase-based computing
- Adiabatic circuits
- Quantum Computing
Résumé
Publications
Conferences
- Ragh Kuttappa, Leo Filippini, Nicholas Sica and Baris Taskin, "Scalable Resonant Power Clock Generation for Adiabatic Logic Design," 2021 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2021, pp. 338-342.
Contact Information
Address:
3141 Chestnut Street
Drexel University
ECE Department
Philadelphia, PA 19104
Office: Bossone 405
Email: njs82@drexel.edu
Linkedin: nicholassica/linkedin
