Sharat C. Shekar: Difference between revisions
From VLSILab
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| Line 1: | Line 1: | ||
[[File:Sharat_image.png|right|border|frame|[[Sharat C Shekar]]|25px]] | [[File:Sharat_image.png|right|border|frame|[[Sharat C Shekar]]|25px]] | ||
==Education== | ==Education== | ||
'''M.S. in Computer Engineering, 2009- | '''M.S. in Computer Engineering, 2009-2011''' <br> | ||
:Drexel University, Philadelphia, Pennsylvania, USA | :Drexel University, Philadelphia, Pennsylvania, USA | ||
| Line 35: | Line 35: | ||
Pennsylvania 19104 <br> | Pennsylvania 19104 <br> | ||
'''Phone:''' | '''Phone:''' <br> | ||
'''Email: ''' | '''Email: '''sharat.semi@gmail.com | ||
Revision as of 18:49, 25 March 2012
Education
M.S. in Computer Engineering, 2009-2011
- Drexel University, Philadelphia, Pennsylvania, USA
B.S. in Electronics and Communication Engineering, 2009
- Amrita University, Bangalore, India.
Research Interests
- Ultra Low Power circuit design.
- Physical Design methodology development.
- Parallel Computing.
Curriculum Vitae
Selected Publications
- Sharat Shekar and Michael Bowen, "Early Time-Based Block Specific Power Analysis Methodology Using PrimeTimePX", to appear in the Proceedings of Synopsys User Guide Conference San Jose(SNUG), March 2011.
Experience
- Read Channel Integration Intern(06/2010 - 01/2011)
- LSI Corporation , Allentown, PA
- Hardware Design Group Intern(01/2009 - 07/2009)
- Texas Instruments , Bangalore, India
Contact Information
Address:
3141 Chestnut Street
Department of ECE
Drexel University
Bossone 324
Philadelphia
Pennsylvania 19104
Phone:
Email: sharat.semi@gmail.com
