Main Page

From VLSILab
Revision as of 16:57, 9 May 2015 by Taskin (talk | contribs) (→‎Drexel VLSI Laboratory (http://vlsi.ece.drexel.edu))
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigationJump to search

Drexel VLSI and Architecture Laboratory (http://vlsi.ece.drexel.edu)

Drex-Logo-small.gif

Drexel University

Department of Electrical and Computer Engineering

3141 Chestnut Street (map)

324 Bossone Research Center

Philadelphia, PA 19104


People

Faculty

Baris Taskin

Ph.D. students

Leo Filippini

Scott Lerner

Michael Lui

Vasil Pano

Karthik Sangaiah

Can Sitik

Other researchers

See People

Research

CMP-NoC Co-design

Embedded System Co-design

Design and Automation of Low Swing Clocking

Wireless On-Chip Interconnects

Clock Tree/Mesh Synthesis

Ultra Low-Power Adiabatic Circuit Design

Publications

Teaching

News/Events

Retrieved from "https://research.coe.drexel.edu/ece/vlsi/index.php?title=Main_Page&oldid=1247"

Navigation menu

Page actions

  • Main Page
  • Discussion
  • Read
  • View source
  • History

Page actions

  • Main Page
  • Discussion
  • More
  • Tools

Personal tools

  • Log in

Navigation

  • Main page
  • People
  • Research
  • Publications
  • Software
  • Seminars
  • Tutorials
  • Teaching
  • News/Events
  • Random page

Tools

  • What links here
  • Related changes
  • Special pages
  • Printable version
  • Permanent link
  • Page information
Powered by MediaWiki
  • This page was last edited on 9 May 2015, at 16:57.
  • Privacy policy
  • About VLSILab
  • Disclaimers