Tutorials
From VLSILab
Jump to navigationJump to search
Drexel VLSI & Architecture Lab Tutorials
IISWC 2015
October 4-6, Atlanta, Georgia, USA
Sigil and SynchroTrace: Communication-Aware Workload Profiling and Memory-NoC Simulation
Topic Outline
Trace capture & analysis for multi-threaded programs, large design space exploration, and insights from workload profiling (e.g. accelerator design via hw/sw co-design and related architectural decisions).
Synopsis
The SynchroTrace simulation framework enables exploration of a large design space.
Sigil is our workload profiling toolset that has enabled SynchroTrace. It captures and classifies a workload's computation and communication operations, and intercepts synchronization actions within threads.
Agenda
This talk aims to