Main Page

From VLSILab
Revision as of 16:14, 14 January 2018 by Mdl45 (talk | contribs)
Jump to navigationJump to search


VANDAL.png

Drexel VLSI and Architecture Laboratory (VANDAL)

Drexel University

Department of Electrical and Computer Engineering

3141 Chestnut Street (map)

324 Bossone Research Center

Philadelphia, PA 19104


People

Faculty

Baris Taskin (Biography, CV, Contact)

Ph.D. students

Leo Filippini

Ragh Kuttappa

Scott Lerner

Michael Lui

Vasil Pano

Karthik Sangaiah


Other researchers

See People

Research

Resonant Clocking Technologies

CMP-NoC Co-design

Design and Automation of Low Swing Clocking

Wireless On-Chip Interconnects

Clock Tree/Mesh Synthesis

Ultra Low-Power Adiabatic Circuit Design

Energy Efficient Computing with OptoElectronics

Publications

Software

Drexel VANDAL GitHub: git.io/VANDAL

SynchroTrace

Seminars

Tutorials

Teaching

News/Events

Retrieved from "https://research.coe.drexel.edu/ece/vlsi/index.php?title=Main_Page&oldid=2441"