Sharat C. Shekar

From VLSILab
Revision as of 18:53, 25 March 2012 by Sharat (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to navigationJump to search
Sharat C Shekar

Education

M.S. in Computer Engineering, 2009-2011

Drexel University, Philadelphia, Pennsylvania, USA

B.S. in Electronics and Communication Engineering, 2009

Amrita University, Bangalore, India.

Research Interests

  • Ultra Low Power circuit design.
  • Physical Design methodology development.
  • Parallel Computing.

Curriculum Vitae

Sharat C Shekar CV (Feb 2011)

Selected Publications

  1. Sharat Shekar and Michael Bowen, "Early Time-Based Block Specific Power Analysis Methodology Using PrimeTimePX", to appear in the Proceedings of Synopsys User Guide Conference San Jose(SNUG), March 2011.

Experience

GPU Physical Design Engineer (06/2011 - Present)
Samsung Austin Research Center , Austin, TX
Read Channel Integration Intern(06/2010 - 01/2011)
LSI Corporation , Allentown, PA
Hardware Design Group Intern(01/2009 - 07/2009)
Texas Instruments , Bangalore, India

Contact Information

Address:
3141 Chestnut Street
Department of ECE
Drexel University
Bossone 324
Philadelphia
Pennsylvania 19104

Phone:
Email: sharat.semi@gmail.com

Retrieved from "https://research.coe.drexel.edu/ece/vlsi/index.php?title=Sharat_C._Shekar&oldid=668"