Software: Difference between revisions
From VLSILab
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| Line 1: | Line 1: | ||
== SynchroTrace== | |||
[[SynchroTrace]] | [[SynchroTrace]] | ||
SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of computing units (CMPs, MPSoCs, HPC, etc.). | SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of computing units (CMPs, MPSoCs, HPC, etc.). | ||
== SLECTS == | |||
[[SLECTS]] | [[SLECTS]] | ||
| Line 9: | Line 12: | ||
== Rotary Resonant Clock Synthesizer== | |||
[[RotarySynthesizer]] | |||
A rotary resonant clock synthesizer in Cadence. | A rotary resonant clock synthesizer in Cadence. | ||
Revision as of 09:28, 30 January 2016
SynchroTrace
SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of computing units (CMPs, MPSoCs, HPC, etc.).
SLECTS
Implementing a slew-driven clock tree synthesis methodology.
Rotary Resonant Clock Synthesizer
A rotary resonant clock synthesizer in Cadence.
