Software: Difference between revisions

From VLSILab
Jump to navigationJump to search
No edit summary
No edit summary
 
(14 intermediate revisions by 2 users not shown)
Line 1: Line 1:
[[SynchroTrace]]
== GitHUB page ==
Drexel VANDAL GitHub: https://github.com/VANDAL


SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of CMPs.


== SynchroTrace ==
[https://github.com/VANDAL/SynchroTrace-gem5 git.io/synchrotrace]


[[SLECTS]]
SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of computing units (CMPs, MPSoCs, HPC, etc.).


A slew-driven clock tree synthesis methodology.
For details and download information see: [[SynchroTrace]]


== Prism ==
[https://github.com/VANDAL/prism git.io/prism]


[[Rotary Automator]]
Prism is a super-cool™ framework for easy analysis of applications.
If you want to easily look at memory operations, function traces, IOPs/FLOPs, et al in an executed program, then check out Prism.
 
We have used it internally for workload-guided EDA tool flows, on-chip routing, thread-mapping, and in the design of architectural simulators.
 
== SLECTS ==
 
Implementing a slew-driven clock tree synthesis methodology.
 
 
== Rotary Resonant Clock Synthesizer==


A rotary resonant clock synthesizer in Cadence.
A rotary resonant clock synthesizer in Cadence.

Latest revision as of 21:27, 8 February 2019

GitHUB page

Drexel VANDAL GitHub: https://github.com/VANDAL


SynchroTrace

git.io/synchrotrace

SynchroTrace is a two-step trace-driven simulation methodology that enables efficient design space exploration of computing units (CMPs, MPSoCs, HPC, etc.).

For details and download information see: SynchroTrace

Prism

git.io/prism

Prism is a super-cool™ framework for easy analysis of applications. If you want to easily look at memory operations, function traces, IOPs/FLOPs, et al in an executed program, then check out Prism.

We have used it internally for workload-guided EDA tool flows, on-chip routing, thread-mapping, and in the design of architectural simulators.

SLECTS

Implementing a slew-driven clock tree synthesis methodology.


Rotary Resonant Clock Synthesizer

A rotary resonant clock synthesizer in Cadence.