Leo Filippini: Difference between revisions
From VLSILab
Jump to navigationJump to search
No edit summary |
No edit summary |
||
| Line 17: | Line 17: | ||
==Publications== | ==Publications== | ||
====Journals==== | ====Journals==== | ||
# Can Sitik, Emre Salman, Leo Filippini, Sung Jun Yoon and Baris Taskin, "FinFET-Based Low Swing Clocking", (accepted to) ''ACM Journal of Emerging Technologies in Computing Systems (JETC)''. | # Can Sitik, Emre Salman, Leo Filippini, Sung Jun Yoon and Baris Taskin, "FinFET-Based Low Swing Clocking", (accepted to) ''ACM Journal of Emerging Technologies in Computing Systems (JETC)''. | ||
Revision as of 00:42, 4 November 2014
Education
Ph.D. in Electronic Engineering, ongoing
- Drexel University, Philadelphia, PA, USA
M.S. in Electronic Engineering, 2013
- University of Brescia, Brescia, Italy
M.S. in Information Engineering, 2010
- University of Brescia, Brescia, Italy
Research Interests
- Adiabatic and Charge Recycling logic
- Low-swing flip flops
Résumé
Publications
Journals
- Can Sitik, Emre Salman, Leo Filippini, Sung Jun Yoon and Baris Taskin, "FinFET-Based Low Swing Clocking", (accepted to) ACM Journal of Emerging Technologies in Computing Systems (JETC).
Conferences
- Can Sitik, Leo Filippini, Emre Salman and Baris Taskin, "High Performance Low Swing Clock Tree Synthesis with Custom D Flip-Flop Design", to appear in the Proceedings of the IEEE Computer Society Annual Symposium on VLSI (ISVLSI), July 2014.
Contact Information
Address:
3141 Chestnut Street
Drexel University
ECE Department
Philadelphia, PA 19104
Office: Bossone 324
Email: lf458@drexel.edu
